

Other Issues


- support for procedures (Refer to section 3.6), stacks, frames, recursion
- manipulating strings and pointers
- linkers, loaders, memory layout
- Interrupts, exceptions, system calls and conventions
- Register use convention

Name	Register number	Usage
\$zero	0	the constant value 0
\$v0-\$v1	2-3	values for results and expression evaluation
\$a0-\$a3	4-7	arguments
\$t0-\$t7	8-15	temporaries
\$s0-\$s7	16-23	saved
\$t8-\$t9	24-25	more temporaries
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address

1

Stack Manipulation


- Register \$29 is used as stack pointer
- Stack grows from high address to low address
- Stack pointer should point to the last filled address
- Once entries are removed, stack pointer should be adjusted



2

Frame Pointer

- Stores the last address for the last frame
- When completing a subroutine, frame address can be used as the starting stack pointer value



3

How about larger constants?


- We'd like to be able to load a 32 bit constant into a register
- Must use two instructions, new "load upper immediate" instruction

```
lui $t0, 1010101010101010
```

filled with zeros

- Then must get the lower order bits right, i.e.,

```
ori $t0, $t0, 1010101010101010
```



4

Alternative Architectures

- Design alternative:
 - provide more powerful operations
 - goal is to reduce number of instructions executed
 - danger is a slower cycle time and/or a higher CPI
- Sometimes referred to as "RISC vs. CISC"
 - virtually all new instruction sets since 1982 have been RISC
 - VAX: minimize code size, make assembly language easy instructions from 1 to 54 bytes long!
- We'll look at PowerPC and 80x86

5

PowerPC

- Indexed addressing
 - example: `lw $t1, $a0+$s3 # $t1=Memory[$a0+$s3]`
 - What do we have to do in MIPS?
- Update addressing
 - update a register as part of load (for marching through arrays)
 - example: `lwu $t0, 4($s3) # $t0=Memory[$s3+4]; $s3=$s3+4`
 - What do we have to do in MIPS?
- Others:
 - load multiple/store multiple
 - a special counter register "bc loop"
 - decrement counter, if not 0 goto loop*

6

80x86

- 1978: The Intel 8086 is announced (16 bit architecture)
- 1980: The 8087 floating point coprocessor is added
- 1982: The 80286 increases address space to 24 bits, +instructions
- 1985: The 80386 extends to 32 bits, new addressing modes
- 1989-1995: The 80486, Pentium, Pentium Pro add a few instructions (mostly designed for higher performance)
- 1997: MMX is added

"This history illustrates the impact of the "golden handcuffs" of compatibility

"adding new features as someone might add clothing to a packed bag"

"an architecture that is difficult to explain and impossible to love"

7

A dominant architecture: 80x86

- Complexity:
 - Instructions from 1 to 17 bytes long
 - one operand must act as both a source and destination
 - one operand can come from memory
 - complex addressing modes
e.g., "base or scaled index with 8 or 32 bit displacement"
- Saving grace:
 - the most frequently used instructions are not too difficult to build
 - compilers avoid the portions of the architecture that are slow

"what the 80x86 lacks in style is made up in quantity, making it beautiful from the right perspective"

8

Registers in 80x86 Architecture

Name	31	0	Use
EAX			GPR 0
ECX			GPR 1
EDX			GPR 2
EBX			GPR 3
ESP			GPR 4
EBP			GPR 5
ESI			GPR 6
EDI			GPR 7
		CS	Code segment pointer
		SS	Stack segment pointer (top of stack)
		DS	Data segment pointer 0
		ES	Data segment pointer 1
		FS	Data segment pointer 2
		GS	Data segment pointer 3
EIP			Instruction pointer (PC)
EFLAGS			Condition codes


9

Examples of non arithmetic instructions

Instruction	Function
JE name	If equal (CC) EIP = name; EIP - 128 ≤ name < EIP + 128
JMP name	{EIP = NAME};
CALL name	SP = SP - 4; M[SP] = EIP + 5; EIP = name;
MOVW EBX,[EDI + 4a]	EBX = M[EDI + 45]
PUSH ESI	SP = SP - 4; M[SP] = ESI
POP EDI	EDI = M[SP]; SP = SP + 4
ADD EAX,#6765	EAX = EAX + 6765
TEST EDX,#42	Set condition codes (flags) with EDX & 42
MOVSL	M[EDI] = M[ESI]; EDI = EDI + 4; ESI = ESI + 4

10

Instruction Encoding



11


Summary

- Instruction complexity is only one variable
 - lower instruction count vs. higher CPI / lower clock rate
- Design Principles:
 - simplicity favors regularity
 - smaller is faster
 - good design demands compromise
 - make the common case fast
- Instruction set architecture
 - a very important abstraction indeed!

12

Arithmetic

- Where we've been:
 - Performance (seconds, cycles, instructions)
 - Abstractions:
 - Instruction Set Architecture
 - Assembly Language and Machine Language
- What's up ahead:
 - Implementing the Architecture



13

Numbers

- Bits are just bits (no inherent meaning)
 - conventions define relationship between bits and numbers
- Binary numbers (base 2)
 - 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001...
 - decimal: $0...2^{n-1}$
- Of course it gets more complicated:
 - numbers are finite (overflow)
 - fractions and real numbers
 - negative numbers
 - e.g., no MIPS sub! instruction; addi can add a negative number
- How do we represent negative numbers?
 - i.e., which bit patterns will represent which numbers?

14

Possible Representations

- Sign Magnitude: One's Complement Two's Complement

000 = +0	000 = +0	000 = +0
001 = +1	001 = +1	001 = +1
010 = +2	010 = +2	010 = +2
011 = +3	011 = +3	011 = +3
100 = -0	100 = -3	100 = -4
101 = -1	101 = -2	101 = -3
110 = -2	110 = -1	110 = -2
111 = -3	111 = -0	111 = -1
- Issues: balance, number of zeros, ease of operations
- Which one is best? Why?

15

MIPS

- 32 bit signed numbers:

0000 0000 0000 0000 0000 0000 0000 0000	$= 0_{\text{min}}$	
0000 0000 0000 0000 0000 0000 0000 0001	$= +1_{\text{min}}$	
0000 0000 0000 0000 0000 0000 0000 0010	$= +2_{\text{min}}$	
...		
0111 1111 1111 1111 1111 1111 1111 1110	$= +2,147,483,646_{\text{min}}$	} <i>maxint</i>
0111 1111 1111 1111 1111 1111 1111 1111	$= +2,147,483,647_{\text{min}}$	
1000 0000 0000 0000 0000 0000 0000 0000	$= -2,147,483,648_{\text{min}}$	} <i>minint</i>
1000 0000 0000 0000 0000 0000 0000 0001	$= -2,147,483,647_{\text{min}}$	
1000 0000 0000 0000 0000 0000 0000 0010	$= -2,147,483,646_{\text{min}}$	
...		
1111 1111 1111 1111 1111 1111 1111 1101	$= -3_{\text{min}}$	
1111 1111 1111 1111 1111 1111 1111 1110	$= -2_{\text{min}}$	
1111 1111 1111 1111 1111 1111 1111 1111	$= -1_{\text{min}}$	

16

Two's Complement Operations

- Negating a two's complement number: invert all bits and add 1
 - remember: "negate" and "invert" are quite different!
- Converting n bit numbers into numbers with more than n bits:
 - MIPS 16 bit immediate gets converted to 32 bits for arithmetic
 - copy the most significant bit (the sign bit) into the other bits

0010	->	0000 0010
1010	->	1111 1010
 - "sign extension" (lbu vs. lb)

17

Addition & Subtraction

- Just like in grade school (carry/borrow 1s)

0111	0111	0110
+ 0110	- 0110	- 0101
<hr/>		
- Two's complement operations easy
 - subtraction using addition of negative numbers


0111
+ 1010
<hr/>
- Overflow (result too large for finite computer word):
 - e.g., adding two n-bit numbers does not yield an n-bit number

0111	
+ 0001	<i>note that overflow term is somewhat misleading,</i>
<hr/>	<i>it does not mean a carry "overflowed"</i>
1000	

18

One Adder

- Takes three input bits and generates two output bits
- Multiple bits can be cascaded



19

Adder Boolean Algebra

- A B C I C O S
- 0 0 0 0 0
- 0 0 1 0 1
- 0 1 0 0 1
- 0 1 1 1 0
- 1 0 0 0 1
- 1 0 1 1 0
- 1 1 0 1 0
- 1 1 1 1 1

$$C = A.B + A.CI + B.CI$$

$$S = A.B.CI + A'.B'.CI + A'.B.CI' + A.B'.CI'$$

20

Detecting Overflow

- No overflow when adding a positive and a negative number
- No overflow when signs are the same for subtraction
- Overflow occurs when the value affects the sign:
 - overflow when adding two positives yields a negative
 - or, adding two negatives gives a positive
 - or, subtract a negative from a positive and get a negative
 - or, subtract a positive from a negative and get a positive
- Consider the operations $A + B$, and $A - B$
 - Can overflow occur if B is 0 ?
 - Can overflow occur if A is 0 ?

21

Effects of Overflow

- An exception (interrupt) occurs
 - Control jumps to predefined address for exception
 - Interrupted address is saved for possible resumption
- Details based on software system / language
 - example: flight control vs. homework assignment
- Don't always want to detect overflow
 - new MIPS instructions: `addu`, `addiu`, `subu`

note: addiu still sign-extends!

note: sltu, sltiu for unsigned comparisons

22


Real Design

- A B C D E F
- 0 0 0 0 0 0
- 0 0 1 1 0 0
- 0 1 0 1 0 0 $D = A + B + C$
- 0 1 1 1 1 0
- 1 0 0 1 0 0 $E = A'.B.C + A.B'.C + A.B.C'$
- 1 0 1 1 1 0
- 1 1 0 1 1 0 $F = A.B.C$
- 1 1 1 1 0 1


23

An ALU (arithmetic logic unit)

- Let's build an ALU to support the `andi` and `ori` instructions
 - we'll just build a 1 bit ALU, and use 32 of them




- Possible Implementation (sum-of-products):



24

Different Implementations


- Not easy to decide the “best” way to build something
 - Don't want too many inputs to a single gate
 - Don't want to have to go through too many gates
 - for our purposes, ease of comprehension is important
- Let's look at a 1-bit ALU for addition:



- How could we build a 1-bit ALU for add, and, and or?
- How could we build a 32-bit ALU?

25

Building a 32 bit ALU




26

What about subtraction (a - b) ?

- Two's complement approach: just negate b and add.
- How do we negate?

- A very clever solution:



27


Tailoring the ALU to the MIPS

- Need to support the set-on-less-than instruction (slt)
 - remember: slt is an arithmetic instruction
 - produces a 1 if $r_s < r_t$ and 0 otherwise
 - use subtraction: $(a-b) < 0$ implies $a < b$
- Need to support test for equality (beq \$t5, \$t6, \$t7)
 - use subtraction: $(a-b) = 0$ implies $a = b$

28

Supporting slt

- Can we figure out the idea?




29

Test for equality

- Notice control lines:

000 = and
 001 = or
 010 = add
 110 = subtract
 111 = slt

•Note: zero is a 1 when the result is zero!



30