## **Datapath & Control Design**

- · We will design a simplified MIPS processor
  - The instructions supported are
  - memory-reference instructions: lw, sw
  - arithmetic-logical instructions: add, sub, and, or, slt
  - control flow instructions: beq, j
- Generic Implementation:
  - use the program counter (PC) to supply instruction address
  - get the instruction from memory
  - read registers

•

- use the instruction to decide exactly what to do
- All instructions use the ALU after reading the registers Why? memory-reference? arithmetic? control flow?

## What blocks we need

• We need an ALU

1

- We have already designed that
- We need memory to store inst and data
  - Instruction memory takes address and supplies inst
     Data memory takes address and supply data for lw
- Data memory takes address and data and write into memory
- We need to manage a PC and its update mechanism
- We need a register file to include 32 registers
- We read two operands and write a result back in register file
  Some times part of the operand comes from instruction
- We may add support of immediate class of instructions
- We may add support for J, JR, JAL



















