A Complete Datapath for R Type Instructions

Lw, Sw, Add, Sub, And, Or, Slt can be performed
For j (jump) we need an additional multiplexor



What Else is Needed in Data Path

· Support for j and jr

- For both of them PC value need to come from somewhere else
- For J, PC is created by 4 bits (31:28) from old PC, 26 bits from IR (27:2) and 2 bits are zero (1:0)

2

- For JR, PC value comes from a register
- Support for JAL

.

- Address is same as for J inst
- OLD PC needs to be saved in register 31
- And what about immediate operand instructions
- Second operand from instruction, but without shifting
- · Support for other instructions like Iw and immediate inst write











Implementation of Control

· Simple combinational logic to realize the truth tables











31	2	6 25		21	20	16	5 1 5	1	1 10	6	5	
	LW		REG 1		REG 2			LOAD	ADDRESS			OFFS
31	2	6 25		21	20	16	5 1 5	1	1 10	6	5	
	SW		REG 1		REG 2			STORE	ADDRESS			OFFSI
31	2	6 25		21	20	16	5 1 5	1	1 10	6	5	
	R-TYPE		REG 1		REG 2			DST	SHIFT AN	IOUNT	ADD	AND/OR/
31	2	6 25		21	20	10	5 1 5	1	1 10	6	5	
	BEQ/BNE		REG 1		REG 2			BRANC	'H ADDRES	s		OFFS
31	2	6 25		21	20	16	5 1 5	1	1 10	6	5	
	JUMP		JUMP				ADDRESS					

Operation	n for Each li	nstruction		
LW:	SW:	R-Type:	BR-Type:	JMP-Type:
1. READ INST	1. READ INST	1. READ INST	1. READ INST	1. READ INST
2. READ REG 1 READ REG 2	2. READ REG 1 READ REG 2	2. READ REG 1 READ REG 2	2. READ REG 1 READ REG 2	2.
3. ADD REG 1 + OFFSET	3. ADD REG 1 + OFFSET	3. OPERATE on REG 1 / REG 2	3. SUB REG 2 from REG 1	3.
4. READ MEM	4. WRITE MEM	4.	4.	4.
5. WRITE REG2	5.	5. WRITE DST	5.	5.
				14

Multicycle Approach

- · We will be reusing functional units
 - Break up the instruction execution in smaller steps
 - Each functional unit is used for a specific purpose in one cycle
 - Balance the work load
 - ALU used to compute address and to increment PC
 - Memory used for instruction and data
- At the end of cycle, store results to be used again
 Need additional registers
- Our control signals will not be determined solely by instruction
 e.g., what should the ALU do for a "subtract" instruction?
- · We'll use a finite state machine for control

15





Five Execution Steps

- Instruction Fetch
- Instruction Decode and Register Fetch
- Execution, Memory Address Computation, or Branch Completion
- Memory Access or R-type instruction completion
- Write-back step

INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!







Write back step			
• Reg[IR[20-16]]= M	DR;		
What about all the other ins	tructions?		

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps			
Instruction fetch	IR=Memory[PC] PC=PC+4						
Instruction decode/register fetch	A = Reg [IR[25:21]] B = Reg [IR[20:16]] ALUOut = PC + (sign-extend (IR[15:0]) << 2)						
Execution, address computation, branch/ iump.completion	ALUOut = A op B	ALUOut = A + sign-extend (IR[15-0])	if (A ===B) then PC = ALUOut	PC = PC [31-28] (IR[25-0]<<2)			
Memory access or R-type completion	Reg [IR[15-11]] = ALUOut	Load: MDR = Memory[ALUOut] or Store: Memory [ALUOut] = B					
Memory read completion		Load: Reg[IR[20-16]] = MDR					