Pipelining

•

- Reconsider the data path we just did
- Each instruction takes from 3 to 5 clock cycles •
- However, there are parts of hardware that are idle many time
 - We can reorganize the operation
- . Make each hardware block independent
 - 1. Instruction Fetch Unit
 - 2. Register Read Unit
 - 3. ALU Unit
 - 4. Data Memory Read/Write Unit
 - 5. Register Write Unit
- Units in 3 and 5 cannot be independent, but operations can be
- Let each unit just do its required job for each instruction
- If for some instruction, a unit need not do anything, it can simply perform a noop

Gain of Pipelining

- Improve performance by increasing instruction throughput
- Ideal speedup is number of stages in the pipeline .
- Do we achieve this? No, why not? .



Pipelining

- · What makes it easy
 - all instructions are the same length
 - just a few instruction formats
 - memory operands appear only in loads and stores
- · What makes it hard?
 - structural hazards: suppose we had only one memory
 - control hazards: need to worry about branch instructions
 - data hazards: an instruction depends on a previous instruction
- We'll study these issues using a simple pipeline
 - Other complication:

.

- exception handling
- trying to improve performance with out-of-order execution, etc.

3

1























