## **CprE 381 Lab 8 Multi-Cycle Datapath Implementation**

In this lab you will construct a multi-cycle datapath. You have learned that a single-cycle implementation is an inefficient use of resources and a multi-cycle datapath is an alternate implementation that increases the efficiency.

## Part 1 – Control

The major difference between the single cycle datapath and the multi-cycle datapath is the control unit. In the previous lab, the control unit was entirely combinational logic. The multi-cycle datapath requires sequential logic to implement a state machine. The control signals are now dependent on both the instruction being executed and the stage of execution.

1. Implement a finite state machine shown in the following diagram to control the multi-cycle datapath. A shell of a verilog FSM is provided to get you started.



```
// Incomplete FSM implementation for above diagram
                                                       // Determine next state from current state and opcode
module CTRL(clk, rst, opcode,
                                                       always @ (opcode or state)
       IRWrite, IorD, //...others omitted);
                                                       begin
   // Input signals for control unit
                                                          case (state)
   input clk, rst; input [5:0] opcode;
                                                            IFETCH: state_next = DECODE;
  // Output control signals
                                                            DECODE: if (opcode == 6'h00) state_next =
   output IRWrite, IorD;
                                                       RTYPE EXEC;
  // State variables
                                                                else if (opcode == 6'h35 \parallel opcode == 6'h43)
   reg [3:0] state, next state;
                                                       state next = MEMACCESS;
  // Registered output signals based on state
                                                            MEMACCESS: if(opcode == 6'h35) state_next = LW;
   reg IRWrite, IorD;
                                                              else if(opcode == 6'h43) state_next = SW;
                                                            RTYPE_EXEC: state_next = RTYPE_COMP;
   // State assignment
                                                            RTYPE_COMP: state_next = IFETCH;
   parameter [3:0]
                                                          // other states omitted
     IFETCH = 0,
                                                          endcase
     DECODE = 1,
                                                       end
     MEMACCESS = 2,
     LW = 3,
                                                       // Assert output signals based on current state
     SW = 5,
                                                       assign IRWrite = (state == IFETCH) ? 1 : 0;
     RTYPE\_EXEC = 6,
     RTYPE_2 = 7;
                                                        assign IorD = (state == LW \parallel state == SW) ? 1 : 0;
     // other states omitted
                                                       //Other signals omitted
// Change state when clock arrives
                                                       end module
always @ (posedge clk or negedge rst)
begin
  if (!rst)
    state = IFETCH; // asynchronous reset
  else
    state = next_state; // normal state transition
end
```

More information on the meaning of the various signals can be found in your book in Figure 5.29 on page 324.

2. Test your finite state machine for all state transitions to ensure that the proper control signals are asserted.

## Part 2 – Complete Multi-Cycle Datapath

- 1. Combine the control you developed in Part 1 with the remaining components necessary to construct a complete multi-cycle datapath. Use the diagram in Figure 5.28 on page 323 in your book as a guide.
- 2. Test and evaluate the functionality of your multi-cycle datapath.