Datapath & Control Design

• We will design a simplified MIPS processor

- The instructions supported are
- memory-reference instructions: 1w, sw
- arithmetic-logical instructions: add, sub, and, or, slt
- control flow instructions: beg, j
- Generic Implementation:

•

- use the program counter (PC) to supply instruction address

1

- get the instruction from memory
- read registers
- use the instruction to decide exactly what to do
- All instructions use the ALU after reading the registers
 Why? memory-reference? arithmetic? control flow?

What blocks we need

- We need an ALU
- We have already designed that
- We need memory to store inst and data
- Instruction memory takes address and supplies inst
 Data memory takes address and supply data for lw
- Data memory takes address and data and write into memory
- We need to manage a PC and its update mechanism
- We need a register file to include 32 registers
- We read two operands and write a result back in register file
 Some times part of the operand comes from instruction

2

- Some times part of the operand comes from instruction
 We may add support of immediate class of instructions
- We may add support for J, JR, JAL













What Else is Needed in Data Path Support for j and jr For both of them PC value need to come from somewhere else For J, PC is created by 4 bits (31:28) from old PC, 26 bits from IR (27:2) and 2 bits are zero (1:0) For JR, PC value comes from a register Support for JAL Address is same as for J inst OLD PC needs to be saved in register 31 And what about immediate operand instructions Second operand from instruction, but without shifting Support for other instructions like lw and immediate inst write

9

Operation for Each Instruction				
LW:	SW:	R/I/S-Type:	BR-Type:	JMP-Type:
1. READ INST	1. READ INST	1. READ INST	1. READ INST	1. READ INST
2. READ REG 1	2. READ REG 1	2. READ REG 1	2. READ REG 1	2.
READ REG 2 3. ADD REG 1 + OFFSET	READ REG 2 3. ADD REG 1 + OFFSET	READ REG 2 3. OPERATE on REG 1 / REG 2	READ REG 2 3. SUB REG 2 from REG 1	3.
4. READ MEM	4. WRITE MEM	4.	4.	4.
5. WRITE REG2	5.	5. WRITE DST	5.	5.
				10































Where we are headed Design a data path for our machine specified in the next 3 slides . Single Cycle Problems: what if we had a more complicated instruction like floating point? - wasteful of area One Solution: use a "smaller" cycle time and use different numbers of cycles for each instruction using a "multicycle" datapath: 27



Instruction

- LW R2, #v(R1) ; Load memory from address (R1) + v
 SW R2, #v(R1) ; Store memory to address (R1) + v
 R-Type OPER R3, R2, R1 ; Perform R3 ← R2 OP R1
 Five operations ADD, AND, OR, SLT, SUB
 I-Type OPER R2, R1, V ; Perform R2 ← R1 OP V
 Four operation ADDI, ANDI, ORI, SLTI
 Prove OPER R2, R1, V ; Perform R2 ← R1 OP V
 Four operation ADDI, ANDI, ORI, SLTI
- B-Type BC R2, R1, V; Branch if condition met to address PC+V Two operation BNE, BEQ Shift class – SHIFT TYPE R2, R1 ; Shift R1 of type and result to R2
- One operation Jump Class -- JAL and JR (JAL can be used for Jump)
- What are th implications of J vs JAL
 - What are thimps.
 Two instructions

29

Instruction bits needed

- LW/SW/BC Requires opcode, R2, R1, and V values
- R-Type Requires opcode, R3, R2, and R1 values
- I-Type Requires opcode, R2, R1, and V values
- Shift class Requires opcode, R2, R1, and shift type value
- JAL requires opcode and jump address
- JR requires opcode and register address
- Opcode can be fixed number or variable number of bits
- Register address 4 bits if 16 registers
- How many bits in V?
- How many bits in shift type?
- 4 for 16 types, assume one bit shift at a time How many bits in jump address?