## Stored Program Concept

- Instructions are bits
- Programs are stored in memory $\quad$ to be read or written just like data
- to be read or written just like data

- Fetch \& Execute Cycle
- Instructions are fetched and put into a special register
- Instructions are fetched and put into a special register
- Bits in the register "control" the subseque


## Instructions:

- Language of the Machine
- More primitive than higher level languages
e.g., no sophisticated control flow
- Very restrictive
e.g., MIPS Arithmetic Instructions
- We'll be working with the MIPS instruction set architecture
- similar to other architectures developed since the 1980's
- used by NEC, Nintendo, Silicon Graphics, Sony

Design goals: maximize performance and minimize cost, reduce design time

## Architecture Specification

- Data types:
- bit, byte, bit field, signed/unsigned integers logical, floating point, character
- Operations:
- data movement, arithmetic, logical, shift/rotate, conversion, input/output, control, and system calls
- \# of operands:
- 3, 2, 1, or 0 operands
- Registers:
- integer, floating point, control
- Instruction representation as bit strings


## Characteristics of Instruction Set

- Complete
- Can be used for a variety of application
- Efficient
- Useful in code generation
- Regular
- Expected instruction should exist
- Compatible
- Programs written for previous versions of machines need it
- Primitive
- Basic operations
- Simple
- Easy to implement
- Smaller
- Implementation


## Example of multiple operands

- Instructions may have $3,2,1$, or 0 operands
- Number of operands may affect instruction length
- Operand order is fixed (destination first, but need not that way)
add \$s0, \$s1, \$s2 ; Add \$s2 and \$s1 and store result in \$s0

| add \$s0, \$s1 | ; Add \$s1 and \$s0 and store result in \$s0 |
| :--- | :--- |
| add \$s0 | ; Add contents of a fixed location to \$s0 |

## Where operands are stored

- Memory locations
- Instruction include address of location
- Registers
- Instruction include register number
- Stack location
- Instruction opcode implies that the operand is in stack
- Fixed register
- Like accumulator, or depends on inst
- Hi and Lo register in MIPS
- Fixed location
- Default operands like interrupt vectors


## MIPS arithmetic

- All instructions have 3 operands
- Operand order is fixed (destination first)

Example:

$$
\begin{array}{ll}
\text { C code: } & \text { A = B + C } \\
\text { MIPS code: } & \text { add \$s0, \$s1, \$s2 } \\
& \text { (associated with variables by compiler) }
\end{array}
$$

## MIPS arithmetic

- Design Principle: simplicity favors regularity. Why?
- Of course this complicates some things...

C code:
$\mathrm{A}=\mathrm{B}+\mathrm{C}+\mathrm{D}$;
$E=F-A$;
MIPS code: add \$t0, \$s1, \$s2
add \$s0, \$t0, \$s3
sub \$s4, \$s5, \$s0

- Operands must be registers, only 32 registers provided
- Design Principle: smaller is faster. Why?
- More register will slow register file down


## Machine Language

- Instructions, like registers and words of data, are also 32 bits long
- Example: add \$t0, \$s1, \$s2
- registers have numbers, \$t0=9, \$s1=17, \$s2=18
- Instruction Format:

| 000000 | 10001 | 10010 | 01000 | 00000 | 100000 |
| :--- | :--- | :--- | :--- | :--- | :--- |

## Registers vs. Memory

- Arithmetic instructions operands must be registers, - only 32 registers provided
- Compiler associates variables with registers
- What about programs with lots of variables



## Memory Organization

- Viewed as a large, single-dimension array, with an address.
- A memory address is an index into the array
- "Byte addressing" means that the index points to a byte of memory.

\[

\]

## Memory Organization

- Bytes are nice, but most data items use larger "words"
- For MIPS, a word is $\mathbf{3 2}$ bits or $\mathbf{4}$ bytes.

$$
\begin{array}{l|r|r|} 
& 0 & 32 \text { bits of data } \\
& 32 \text { bits of data } \\
\hline
\end{array}
$$

- Words are aligned


## Addressing within a word

- Each word has four bytes
- Which byte is first and which is last
- Two Choices
- Least significant byte is byte " 0 " -> Little Endian
- Most significant byte is byte " 0 " -> Big Endian



## Addressing

- Memory address for load and store has two parts
- A register whose content are known
- An offset stored in 16 bits
- The offset can be positive or negative
- It is written in terms of number of bytes
- It is but in instruction in terms of number of words
- 32 byte offset is written as 32 but stored as 8
- Address is content of register + offset
- All address has both these components
- If no register needs to be used then use register 0
- Register 0 always stores value 0
- If no offset, then offset is 0


## Machine Language

- Consider the load-word and store-word instructions,
- What would the regularity principle have us do?
- New principle: Good design demands a compromise
- Introduce a new type of instruction format
- I-type for data transfer instructions
- other format was R-type for register
- Example: lw \$t0, 32(\$s2)

- Where's the compromise?


## Instructions

- Load and store instructions
- Example:

| C code: | $\mathrm{A}[8]=\mathrm{h}+\mathrm{A}[8] ;$ |
| :--- | :--- |
| MIPS code: | lw \$t0, 32(\$s3) |
|  | add \$t0, \$s2, \$t0 |
|  | sw \$t0, 32(\$s3) |

- Store word has destination last
- Remember arithmetic operands are registers, not memory!


## Our First Example

- Can we figure out the code?


So far we've learned:

- MIPS
- loading words but addressing bytes
- arithmetic on registers only
- Instruction
add \$s1, \$s2, \$s3 sub \$s1, \$s2, \$s3 lw \$s1, 100(\$s2) sw \$s1, 100(\$s2)

Meaning
\$s1 = \$s2 + \$s3
$\$ \mathrm{~s} 1=\$ \mathrm{~s} 2-\$ \mathrm{~s} 3$
\$s1 = Memory[\$s2+100
\$s1 $=$ Memory $[\$ s 2+100]$
Memory[\$s2+100] = \$s1

## Control

- Decision making instructions
- alter the control flow,
- i.e., change the "next" instruction to be executed
- MIPS conditional branch instructions:
bne \$t0, \$t1, Label
beq \$t0, \$t1, Label
- Example: if $(\mathrm{i}==\mathrm{j}) \mathbf{h}=\mathrm{i}+\mathrm{j}$;
bne \$s0, \$s1, Label
add \$s3, \$s0, \$s1
Label: . ..


## Conditional Execution

- A simple conditional execution
- Depending on $\mathrm{i}==\mathrm{j}$ or $\mathrm{i}!=\mathrm{j}$, result is different



## Instruction Sequencing

- MIPS unconditional branch instructions:
j label
- Example:
$f, g$, and $h$ are in registers $\$ s 3, \$ s 4$, and $\$ s 5$

| if (i! $=\mathrm{j}$ ) | beq \$s4, \$s5, Lab1 |
| :---: | :---: |
| $\mathrm{f}=\mathrm{g}-\mathrm{h}$; | sub \$s3, \$s4, \$s5 |
| else | j exit |
| $\mathrm{f}=\mathrm{g}+\mathrm{h}$; | Lab1: add \$s3, \$s |

- Can you build a simple for loop?


## Branch Address Handling

- Instructions:
bne $\$ t 4, \$ t 5$, Label $\quad$ Next instruction is at Label if $\$ t 4^{\circ} \$ t 5$ beq \$t4, \$t5, Label Next instruction is at Label if $\$ \mathbf{t} 4=\$ \mathbf{t 5}$
- Formats:

I | op | rs | rt | 16 bit address |
| :--- | :--- | :--- | :--- |

- Could specify a register (like Iw and sw) and add it to address - use Instruction Address Register (PC = program counter) - most branches are local (principle of locality)
- Jump instructions just use high order bits of PC
- address boundaries of $\mathbf{2 5 6}$ MB



## Control Flow

- We have: beq, bne, what about Branch-if-less-than?
- New instruction:
slt \$t0, \$s1, \$s2

$$
\begin{aligned}
& \text { if } \$ s 1<\$ s 2 \text { then } \\
& \$ \text { t0 }=1 \\
& \text { else } \\
& \$ t 0=0
\end{aligned}
$$

- Can use this instruction to build "blt \$s1, \$s2, Label" - can now build general control structures
- Note that the assembler needs a register to do this, - there are policy of use conventions for registers


## Constants

- Small constants are used quite frequently ( $50 \%$ of operands)
e.g., $\quad \begin{aligned} A & =A+5 ; \\ B & =B+1 ;\end{aligned}$
$\mathrm{B}=\mathrm{B}+\mathrm{F} ;$
$\mathrm{C}=\mathrm{C}-18 ;$
- Solutions? Why not?
put 'typical constants' in memory and load them.
- create hard-wired registers (like \$zero) for constants like one.
- MIPS Instructions:
addi \$29, \$29, 4
sliti \$8, $\$ 18,10$
ori \$29, \$29, 4
- How do we make this work?


## Various Addressing Modes



26

## Other Issues

- support for procedures (Refer to section 3.6), stacks, frames, recursion
- manipulating strings and pointers
- linkers, loaders, memory layout
- Interrupts, exceptions, system calls and conventions
- Register use convention

| Name | Register number | Usage |
| :--- | :---: | :--- |
| $\$$ zero | 0 | the constant value 0 |
| $\$ \mathrm{v0}-\$ \mathrm{v} 1$ | $2-3$ | values for results and expression evaluation |
| $\$ \mathrm{sa0}-\$ \mathrm{a} 3$ | $4-7$ | arguments |
| $\$ \mathrm{tt} 0-\$ \mathrm{t} 7$ | $8-15$ | temporaries |
| $\$ \mathrm{~s} 0-\$ \mathrm{~s} 7$ | $16-23$ | saved |
| $\$ \mathrm{t} 8-\$ \mathrm{t} 9$ | $24-25$ | more temporaries |
| $\$ \mathrm{gp}$ | 28 | global pointer |
| $\$ \mathrm{sp}$ | 29 | stack pointer |
| $\$ \mathrm{fp}$ | 30 | frame pointer |
| $\$ \mathrm{ra}$ | 31 | return address |

28


## How about larger constants?

- We'd like to be able to load a 32 bit constant into a register
- Must use two instructions, new "load upper immediate" instruction

| lui \$t0, 1010101010101010 |  | filled with zeros |
| :--- | :--- | :--- |
| 1010101010101010 | 0000000000000000 |  |

- Then must get the lower order bits right, i.e.,
ori \$t0, \$t0, 1010101010101010

\[

\]

## Our Example Machine Specification

- 16-bit data path (can be $4,8,12,16,24,32$ )
- 16-bit instruction (can be any number of them)
- 16-bit PC (can be 16, 24, 32 bits)
- 16 registers (can be $1,4,8,16,32$ )
- With $m$ register, $\log m$ bits for each register
- Offset depends on expected offset from registers
- Branch offset depends on expected jump address
- Many compromise are made based on number of bits in instruction


## MIPS Instruction Format



## Instruction

- LW R2, \#v(R1) ; Load memory from address (R1) +v
- LW R2, \#v(R1) ; Load memory from address (R1) +
- SW R2, \#v(R1) ; Store memory to address (R1) + v

R-Type - OPER R3, R2, R1 ; Perform R3 $\leftarrow$ R2
$\quad$ - Five operations ADD, AND, OR, SLT, SUB

- Five operations ADD, AND, OR, SLT, SUB
- I-Type - OPER R2, R1, V ; Perform R2 $\leftarrow$ R1 OP v
l-Type - OPER R2, R1, V ; Perform R2 $\leftarrow$ R1
- Four operation ADDI, ANDI, ORI, SLTI
- B-Type - BC R2, R1, v; Branch if condition met to address PC+V

Two operation BNE, BEQ

- Shift class - SHIFT TYPE R2, R1 ; Shift R1 of type and result to R2 One operation
- Jump Class -- JAL and JR (JAL can be used for Jump)
- What are th implications of J vs JAL
- Two instructions


## Instruction Encoding

## Encoding Selection

- Two fields Opcode
- Class of function and function in that class, may require more bits as in each class functions needs to be encoded
- One level opcode
- In our example it is more optimal, 16 op codes are sufficient
- Each register takes 4 bits to encode
- Shiff type requires four bits
- To pack instructions in 16 bits
- V is 4 bits
- Branch offset 4 bits
- How many bits in jump address?
- Only 12 bits jump address required


## Trade Offs

- Only 4 bit immediate value
- It is ok as constants are usually small
- Only 4-bit LW/SW address offset
- This is real small
- Good for small programs
- 12-bit jump address
- Not a real limitation
- Branch offset 4 bits
- Has constraints, but can be managed with jump
- Depends on types of program
- Instructions are few
- It is a quite a complete instruction set
- The instruction set is slightly redundant


## Instruction Format

| 15 | 1211 | 87 |  |
| :--- | :--- | :--- | :--- |
| R-TYPE | REG 3 | REG 2 | REG 1 |



| $15 \quad 1211$ |  | 87 | 43 |
| :---: | :---: | :---: | :---: |
| LW/SW/BNE/BEQ | OfFSET | REG 2 | REG 1 |



## Alternative Architectures

- Design alternative
- provide more powerful operations
- goal is to reduce number of instructions executed
- danger is a slower cycle time and/or a higher CPI
- Sometimes referred to as "RISC vs. CISC"
- virtually all new instruction sets since 1982 have been RISC
- VAX: minimize code size, make assembly language easy instructions from 1 to 54 bytes long!
- We'll look at PowerPC and $80 \times 86$


## PowerPC

- Indexed addressing
- example: lw \$t1,\$a0+\$s3 \#\$t1=Memory[\$a0+\$s3]
- What do we have to do in MIPS?
- Update addressing
- update a register as part of load (for marching through arrays)
- example: lwu \$t0,4(\$s3) \#\$t0=Memory[\$s3+4];\$s3=\$s3+4
- What do we have to do in MIPS?
- Others:
- load multiple/store multiple
- a special counter register "bc Loop"
decrement counter, if not 0 goto loop


## 80x86

- 1978: The Intel 8086 is announced ( $\mathbf{1 6}$ bit architecture)
- 1980: The 8087 floating point coprocessor is added
- 1982: The 80286 increases address space to 24 bits, +instructions
- 1985: The 80386 extends to 32 bits, new addressing modes
- 1989-1995: The 80486, Pentium, Pentium Pro add a few instructions (mostly designed for higher performance)
- 1997: MMX is added
"This history illustrates the impact of the "golden handcuffs" of compatibility
"adding new features as someone might add clothing to a packed bag"
"an architecture that is difficult to explain and impossible to love"

