





Characteristics of Instruction Set

- Can be used for a variety of application
- Useful in code generation
- Expected instruction should exist
- Programs written for previous versions of machines need it

- Easy to implement



Where operands are stored

- Memory locations
- Instruction include address of location
- Registers Instruction include register number
- Stack location
- Instruction opcode implies that the operand is in stack
- Fixed register
- Like accumulator, or depends on inst
- Hi and Lo register in MIPS
- Fixed location
- Default operands like interrupt vectors

















So far we've learne	d:	
• MIPS — loading words bu	t addressing bytes	
- antimetic on reg	isters only	
Instruction	Meaning	
add \$s1, \$s2, \$s3 sub \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3 \$s1 = \$s2 - \$s3 \$s1 = morecul\$s2+1001	
sw \$s1, 100(\$s2)	Memory[\$s2+100] = \$s1	
		18















	arize:							
			MIPS op	erands				
Name	Example		1	Comment				
32 registers	\$s0-\$s7, \$t0-\$t1 \$a0-\$a3, \$v0-\$v1 \$fp, \$sp, \$ra, 5), \$zero, L, \$gp, Sat	Fast locations fo arithmetic. MIP reserved for the	ast locations for data. In MIPS, data must be in registers to perform rithmetic. MIPS register Szero always equals 0. Register Sat is represent for the proverbative to broad to prove constraint.				
	Memory[0],		Accessed only I	by data transfer instructions. MIP	'S uses byte addresses, so			
2 ³⁰ memory words	Memory[4],, Memory[4294967292	21	sequential word and spilled regis	s differ by 4. Memory holds data iters, such as those saved on pr	structures, such as arrays, poedure calls.			
			MIPS assemi	olv language				
Category	Instruction	Ex	ample	Meaning	Comments			
	add	add \$sl,	\$#2, \$#3	\$s1 = \$s2 + \$s3	Three operands; data in registers			
Arithmetic	subtract	sub \$sl,	\$#2, \$#3	\$s1 = \$s2 - \$s3	Three operands; data in registers			
	add immediate	addi \$sl.	\$#2, 100	\$s1 = \$s2 + 100	Used to add constants			
	load word	lw \$sl,	100(\$#2)	\$s1 = Memory[\$s2 + 100]	Word from memory to register			
	store word	aw \$sl,	100(\$#2)	Memory[\$82 + 100] = \$s1	Word from register to memory			
Data transfer	load byte	lb \$s1,	100(\$#2)	\$s1 = Memory[\$s2 + 100]	Byte from memory to register			
	store byte	ab \$al,	100(\$#2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory			
	load upper immediate	lui \$sl,	100	\$s1 = 100 * 2 ¹⁶	Loads constant in upper 16 bits			
	branch on equal	beg \$sl.	\$#2, 25	if (\$=1 == \$=2) go to PC + 4 + 100	Equal test; PC-relative branch			
Conditional	branch on not equal	bne \$sl.	\$#2, 25	if (\$#1 := \$#2) go to PC + 4 + 100	Not equal test; PC-relative			
branch	set on less than	slt \$sl.	\$82, \$83	if (\$=2 < \$=3) \$=1 = 1; else \$=1 = 0	Compare less than; for beq, bne			
	set less than immediate	slti \$sl	l, \$∺2, 100	f(\$#2 < 100) \$#1 = 1; else \$#1 = 0	Compare less than constant			
	qmu	j 2500)	go to 10000	Jump to target address			
Uncondi-	jump register	jr \$ra		goto \$ra	For switch, procedure return			
tional jump	iumo and link	jal 2500)	\$r# = PC + 4; go to 10000	For procedure cell			



- support for procedures (Refer to section 3.6), stacks, frames, recursion
- manipulating strings and pointers
- linkers, loaders, memory layout
- · Interrupts, exceptions, system calls and conventions

•	Register u	use convention	
	Name	Register number	Usage
	\$zero	0	the constant value 0
	\$v0-\$v1	2-3	values for results and expression evaluation
	\$a0-\$a3	4-7	arguments
	\$t0-\$t7	8-15	temporaries
	\$s0-\$s7	16-23	saved
	\$t8-\$t9	24-25	more temporaries









MIPS Instruction Format

31	26	25		21	20		16	15	11	10	6	5	
	LW		REG 1			REG 2			LOAD A	DDRESS			OFFSET
31	26	25		21	20		16	15	11	10	6	5	
	SW		REG 1			REG 2			STORE	ADDRESS			OFFSET
31	26	25		21	20		16	15	11	10	6	5	
	BEQ/BNE/J		REG 1			REG 2			BRANC	HADDRES	ss		OFFSET
31	26	25		21	20		16	15	11	10	6	5	
	R-TYPE		REG 1			REG 2			DST	SHIFT AN	MOUNT	ADD	AND/OR/SL
31	26	25		21	20		161	5	11	10	6	5	(
	I-TYPE		REG 1			REG 2				IMMEDL	ATE DAT	1	
31	26	25		21	20		161	5	11	10	6	5	(
	JUMP				шм					,	DDRESS		

Our Example Machine Specification

- 16-bit data path (can be 4, 8, 12, 16, 24, 32)
- 16-bit instruction (can be any number of them)
- 16-bit PC (can be 16, 24, 32 bits)
- 16 registers (can be 1, 4, 8, 16, 32) •
- With m register, log m bits for each register
- Offset depends on expected offset from registers
- Branch offset depends on expected jump address
- Many compromise are made based on number of bits in instruction

Instruction

- LW R2, #v(R1) ; Load memory from address (R1) + v SW R2, #v(R1) ; Store memory to address (R1) + v
- •

- RType OPER R3, R2, R1 ; Perform R3 ← R2 OP R1 Five operations ADD, AND, OR, SLT, SUB I-Type OPER R2, R1, V ; Perform R2 ← R1 OP V Four operation ADDI, ANDI, ORI, SLTI B-Type – BC R2, R1, V; Branch if condition met to address PC+V – Two operation BNE, BEQ
- Shift class SHIFT TYPE R2, R1 ; Shift R1 of type and result to R2
- One operation
 Jump Class JAL and JR (JAL can be used for Jump)
 What are th implications of J vs JAL
- Two instructions

Encoding Selection

33

35

Instruction Encoding

- LW/SW/BC Requires opcode, R2, R1, and V values
- R-Type Requires opcode, R3, R2, and R1 values
- I-Type Requires opcode, R2, R1, and V values ٠
- Shift class Requires opcode, R2, R1, and shift type value
- JAL requires opcode and jump address
- JR requires opcode and register address
- Opcode can be fixed number or variable number of bits
- Register address 4 bits if 16 registers
- How many bits in V?
- How many bits in shift type?
- 4 for 16 types, assume one bit shift at a time
- · How many bits in jump address?

 Two fields Opcode Class of function and function in that class, may require more bits as in each class functions needs to be encoded One level opcode In our example it is more optimal, 16 op codes are sufficient Each register takes 4 bits to encode · Shift type requires four bits · To pack instructions in 16 bits - V is 4 bits - Branch offset 4 bits - How many bits in jump address?

· Only 12 bits jump address required

36



Instruction Format



Operation	n for Each li	nstruction		
LW: 1. READ INST	SW: 1. READ INST	R/I/S-Type: 1. READ INST	BR-Type: 1. READ INST	JMP-Type: 1. READ INST
2. READ REG 1 <i>READ REG 2</i> 3. ADD REG 1 + OFFSET	2. READ REG 1 READ REG 2 3. ADD REG 1 + OFFSET	2. READ REG 1 READ REG 2 3. OPERATE on REG 1 & REG 2	2. READ REG 1 READ REG 2 3. SUB REG 2 from REG 1	2. 3.
4. READ MEM	4. WRITE MEM	4.	4.	4.
5. WRITE REG2	5.	5. WRITE DST	5.	5.
	ļ	ļ	I	39

Alternative Architectures

Design alternative:

- provide more powerful operations
- goal is to reduce number of instructions executed
- danger is a slower cycle time and/or a higher CPI
- · Sometimes referred to as "RISC vs. CISC"
 - virtually all new instruction sets since 1982 have been RISC
 - VAX: minimize code size, make assembly language easy

40

- instructions from 1 to 54 bytes long!
- We'll look at PowerPC and 80x86

PowerPC

· Indexed addressing

- example: lw \$t1,\$a0+\$s3 #\$t1=Memory[\$a0+\$s3]
- What do we have to do in MIPS?
- Update addressing
 - update a register as part of load (for marching through arrays)
 - example: lwu \$t0,4(\$s3) #\$t0=Memory[\$s3+4];\$s3=\$s3+4
 - What do we have to do in MIPS?
- Others:
 - load multiple/store multiple
 - a special counter register "bc Loop"

decrement counter, if not 0 goto loop

