
MIPS

· 32 bit signed numbers:

One-Bit Adder

- · Takes three input bits and generates two output bits
- · Multiple bits can be cascaded



Detecting Overflow

- No overflow when adding a +ve and a -ve number
- No overflow when signs are the same for subtraction
- Overflow occurs when the value affects the sign:
 - overflow when adding two +ves yields a -ve
 - or, adding two -ves gives a +ve
 - or, subtract a -ve from a +ve and get a -ve
 - or, subtract a +ve from a -ve and get a +ve
- Consider the operations A + B, and A B
 - Can overflow occur if B is 0 ?
 - Can overflow occur if A is 0?

3

Effects of Overflow

- · An exception (interrupt) occurs
 - Control jumps to predefined address for exception
 - Interrupted address is saved for resumption
- · Details based on software system / language
 - example: flight control vs. homework assignment
- · Don't always want to detect overflow
 - new MIPS instructions: addu, addiu, subu

note: addiu still sign-extends!

note: sltu, sltiu for unsigned comparisons

4


2

An ALU (arithmetic logic unit)

- · Let's build an ALU to support
 - andi and ori instructions
 - we'll just build a 1 bit ALU, and replicate



• Possible Implementation (sum-of-products):





Different Implementations

- · Not easy to decide the "best" way to build something
 - Don't want too many inputs to a single gate
 - Don't want to have to go through too many gates
- for our purposes, ease of comprehension is important
- Let's look at a 1-bit ALU for addition:




- · How could we build a 1-bit ALU for add, and, and or?
- How could we build a 32-bit ALU?







Tailoring the ALU to the MIPS

- Need to support the set-on-less-than instruction (slt)
 - remember: slt is an arithmetic instruction
 - produces a 1 if rs < rt and 0 otherwise
 - use subtraction: (a-b) < 0 implies a < b
- Need to support test for equality (beq \$t5, \$t6, \$t7)
 - use subtraction: (a-b) = 0 implies a = b







Problem: ripple carry adder is slow

- Is a 32-bit ALU as fast as a 1-bit ALU?
- · Is there more than one way to do addition?
 - two extremes: ripple carry and sum-of-products

Can you see the ripple? How could you get rid of it?

Not feasible! Why?

13

15

17

Carry-look-ahead adder

- · An approach in-between our two extremes
- · Motivation:

 $c_4 = g_3 + p_3c_3$

- If we didn't know the value of carry-in, what could we do?
- When would we always generate a carry? $g_i = a_i b_i$
- When would we propagate the carry?
- · Did we get rid of the ripple?

 $p_i = a_i + b_i$


 $c_1 = g_0 + p_0 c_0$ $c_2 = g_1 + p_1c_1$ $c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$ $c_3 = g_2 + p_2 c_2$ $c_3 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$

Feasible! Why?

 $c_4 = g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0$


14

A 4-bit carry look-ahead adder



- Generate g and p term for
- Use g's, p's and carry in to generate all C's
- Also use them to generate block G and P
- CLA principle can be used recursively

Use principle to build bigger adders



- A 16 bit adder uses four 4-bit adders
- It takes block g and p terms and cin to generate block carry bits out
- Block carries are used to generate bit carries
 - could use ripple carry of 4-bit CLA adders
 - Better: use the CLA principle again!

16

Delays in carry look-ahead adders

- · 4-Bit case
 - Generation of g and p: 1 gate delay
 - Generation of carries (and G and P): 2 gate delay
 - Generation of sum: 1 more gate delay
- · 16-Bit case
 - Generation of g and p: 1 gate delay
 - Generation of block G and P: 2 more gate delay
 - Generation of block carries: 2 more gate delay
 - Generation of bit carries: 2 more gate delay
 - Generation of sum: 1 more gate delay
- 64-Bit case
 - 12 gate delays

What is Realistic Delay

- · Can we use carry look ahead for all sizes
- · Probably not due to large sizes of gate required
- · What about 64 bit adders
- Use 8 bit blocks
- · Eight blocks will make 64 bits
- · What about 32 bits?
- Compare design using 4 bit and 8 bit blocks
- · Any creative thinking?


Multiplication


- More complicated than addition
 - accomplished via shifting and addition
- More time and more area
- Let's look at 3 versions based on grade school algorithm


01010010 (multiplicand) <u>x</u>01101101 (multiplier)

- Negative numbers: convert and multiply
- Use other better techniques like Booth's encoding

Multiplication	
01010010 (multiplicand)	01010010 (multiplicand)
x01101101 (multiplier)	x01101101 (multiplier)
00000000	00000000
01010010 x1	01010010 ×1
01010010	01010010
000000000 x0	000000000 x0
001010010	001010010
0101001000 x1	0101001000 x1
0110011010	0110011010
01010010000 x1	01010010000 x1
10000101010	10000101010
000000000000 x0	000000000000 x0
010000101010	010000101010
0101001000000 x1	0101001000000 x1
01110011	0111001101010
0101001000000 x1	01010010000000 x1
10001011101010	10001011101010
000000000000000000 x0	0000000000000000000 x0
0010001011101010	0010001011101010
	' 2







Itera-	multi-	Orignal algorith	n
tion	plicand	Step	Product
0	0010	Initial values	0000 0110
1	0010	1:0 ⇒ no operation	0000 0110
	0010	2: Shift right Product	0000 0011
2	0010	1a:1⇒ prod = Prod + Mcand	0010 0011
	0010	2: Shift right Product	0001 0001
3	0010	1a:1⇒ prod = Prod + Mcand	0011 0001
	0010	2: Shift right Product	0001 1000
4	0010	1:0 ⇒ no operation	0001 1000
	0010	2: Shift right Product	0000 1100

Signed Multiplication

- Let Multiplier be Q[n-1:0], multiplicand be M[n-1:0]
- Let F = 0 (shift flag)
- Let result A[n-1:0] = 0....00
- For n-1 steps do
 - A[n-1:0] = A[n-1:0] + M[n-1:0] x Q[0] /* add partial product */
 - F<= F .or. (M[n-1] .and. Q[0]) /* determine shift bit */</p>
 - Shift A and Q with F. i.e..
 - -A[n-2:0] = A[n-1:1]; A[n-1]=F; Q[n-1]=A[0]; Q[n-2:0]=Q[n-1:1]
- · Do the correction step
 - A[n-1:0] = A[n-1:0] M[n-1:0] x Q[0] /* subtract partial product */
 - Shift A and Q while retaining A[n-1]
 - This works alwayse xcepts when both operands are 10..0

25

Booth's Encoding

- Numbers represented using three symbols, 1, 0, & -1
- · Let us consider -1 in 8 bits
 - One representation is 11111111
 - Another possible one 000000-1
- Another example +14
 - One representation is 00001110
 - Another possible one 000100-10
- · We do not explicitly store the sequence
- · Look for transition from previous bit to next bit
 - 0 to 0 is 0; 0 to 1 is -1; 1 to 1 is 0; and 1 to 0 is 1
- Multiplication by 1, 0, and -1 can be easily done
- · Add all partial results to get the final answer

26

Using Booth's Encoding for Multiplication

- · Convert a binary string in Booth's encoded string
- . Multiply by two bits at a time
- For n bit by n-bit multiplication, n/2 partial product
- Partial products are signed and obtained by multiplying the multiplicand by 0, +1, -1, +2, and -2 (all achieved by shift)
- · Add partial products to obtain the final result
- Example, multiply 0111 (+7) by 1010 (-6)
- Booths encoding of 1010 is -1 +1 -1 0
- With 2-bit groupings, multiplication needs to be carried by -1 and -2

Add the two partial products to get 11010110 (-42) as result

27

29

Booth's algorithm (Neg. multiplier)

Itera-	multi-	Booth's algorithm		
tion	plicand	Step	Product	
0	0010	Initial values	0000 1101 0	
1	0010	1c: 10⇒ prod = Prod - Mcand	1110 1101 0	
1	0010	2: Shift right Product	1111 0110 1	
2	0010	1b: 01⇒ prod = Prod + Mcand	0001 0110 1	
	0010	2: Shift right Product	0000 1011 0	
3	0010	1c: 10⇒ prod = Prod - Mcand	1110 1011 0	
	0010	2: Shift right Product	1111 0101 1	
4	0010	1d: 11 ⇒ no operation	1111 0101 1	
	0010	2: Shift right Product	1111 1010 1	

28

Carry-Save Addition

- Consider adding six set of numbers (4 bits each in the example)
- The numbers are 1001, 0110, 1111, 0111, 1010, 0110 (all positive)
- One way is to add them pair wise, getting three results, and then adding them again

 1001
 1111
 1010
 01111
 100101

 0110
 0111
 0110
 10110
 10000

 01111
 10110
 10000
 100101
 110101

· Other method is add them three at a time by saving carry

1001	011100000	010101 /001101	
0110	1010 11110	/910100 /101000	
1111	0110 01011	<u>/001100</u> / <u>110101</u>	
00000	01011 010401	/ 001101 // SUM	
11110	01100 010100	101000 CARRY	

Carry-Save Addition for Multiplication

- n-bit carry-save adder take 1FA time for any n
- For n x n bit multiplication, n or n/2 (for 2 bit at time Booth's encoding) partial products can be generated
- For n partial products, need n/3 n-bit carry save adders
- This yields 2n/3 partial results
- · Repeat this operation until only 2 partial results remain
- Add them using a regular adder to obtain 2n bits
- For n=32, you need 30 carry save adders in eight stages taking 8T time where T is time for one-bit full adder
- You need one carry-propagate/carry-look-ahead adder

Division


- · Even more complicated
 - can be accomplished via shifting and addition/subtraction
- More time and more area
- We will look at 3 versions based on grade school algorithm


0011 0010 0010 (Dividend)


- Negative numbers: Even more difficult
- There are better techniques, we won't look at them

31

35







Restoring Division

Iteration	Divisor	Divide algorithm		
	1	Step	Remainder	
0	0010	Initial values	0000 0111	
	0010	Shift Rem left 1	0000 1110	
	0010	2: Rem = Rem - Div	1110 1110	
1	0010	3b: Rem $< 0 \Rightarrow$ + Div, sll R, R0 = 0	0001 1100	
2	0010	2: Rem = Rem - Div	1111 1100	
	0010	3b: Rem $< 0 \Rightarrow$ + Div, sll R, R0 = 0	0011 1000	
3	0010	2: Rem = Rem - Div	0001 1000	
	0010	3a: Rem ≥ 0 ⇒ sl1 R, R0 = 1	0011 0001	
4	0010	2: Rem = Rem - Div	0001 0001	
	0010	3a: Rem ≥ 0 ⇒ sl1 R, R0 = 1	0010 0011	
Done	0010	shift left half of Rem right 1	0001 0011	

Non-Restoring	Division
---------------	----------

Iteration	Divisor	Divide algorith	m
		Step	Remainder
0	0010	Initial values	0000 1110
	0010	1: Rem = Rem - Div	1110 1110
1	0010	2b: Rem $< 0 \Rightarrow$, sll R, R0 = 0	1101 1100
	0010	3b: Rem = Rem + Div	1111 1100
2	0010	2b: Rem $< 0 \Rightarrow$ sll R, R0 = 0	1111 1000
	0010	3b: Rem = Rem + Div	0001 1000
3	0010	2a: Rem > $0 \Rightarrow$ sll R, R $0 = 1$	0011 0001
	0010	3a: Rem = Rem - Div	0001 0001
4	0010	2a: Rem > $0 \Rightarrow$ sll R, R $0 = 1$	0010 0011
Done	0010	shift left half of Rem right 1	0001 0011