

## MIPS

- 32 bit signed numbers:



```

0000 0000 0000 0000 0000 0000 0000 0000 = 0ten
0000 0000 0000 0000 0000 0000 0000 0001 = + 1ten
0000 0000 0000 0000 0000 0000 0000 0010 = + 2ten
...
0111 1111 1111 1111 1111 1111 1111 1110 = + 2,147,483,646ten ← maxint
0111 1111 1111 1111 1111 1111 1111 1111 = + 2,147,483,647ten
1000 0000 0000 0000 0000 0000 0000 0000 = - 2,147,483,648ten ← minint
1000 0000 0000 0000 0000 0000 0000 0001 = - 2,147,483,647ten
1000 0000 0000 0000 0000 0000 0000 0010 = - 2,147,483,646ten
...
1111 1111 1111 1111 1111 1111 1111 1101 = - 3ten
1111 1111 1111 1111 1111 1111 1111 1110 = - 2ten
1111 1111 1111 1111 1111 1111 1111 1111 = - 1ten
    
```

1

## One-Bit Adder

- Takes three input bits and generates two output bits
- Multiple bits can be cascaded



2

## Detecting Overflow

- No overflow when adding a +ve and a -ve number
- No overflow when signs are the same for subtraction
- Overflow occurs when the value affects the sign:
  - overflow when adding two +ves yields a -ve
  - or, adding two -ves gives a +ve
  - or, subtract a -ve from a +ve and get a -ve
  - or, subtract a +ve from a -ve and get a +ve
- Consider the operations  $A + B$ , and  $A - B$ 
  - Can overflow occur if  $B$  is 0 ?
  - Can overflow occur if  $A$  is 0 ?

3

## Effects of Overflow

- An exception (interrupt) occurs
  - Control jumps to predefined address for exception
  - Interrupted address is saved for resumption
- Details based on software system / language
  - example: flight control vs. homework assignment
- Don't always want to detect overflow
  - new MIPS instructions: `addu`, `addiu`, `subu`


*note: addiu still sign-extends!*

*note: sltu, sltiu for unsigned comparisons*

4

## An ALU (arithmetic logic unit)

- Let's build an ALU to support
  - `andi` and `ori` instructions
  - we'll just build a 1 bit ALU, and replicate




- Possible Implementation (sum-of-products):

5

## Different Implementations


- Not easy to decide the "best" way to build something
  - Don't want too many inputs to a single gate
  - Don't want to have to go through too many gates
  - for our purposes, ease of comprehension is important
- Let's look at a 1-bit ALU for addition:



- How could we build a 1-bit ALU for add, and, and or?
- How could we build a 32-bit ALU?

6


## Building a 32 bit ALU



7

## What about subtraction (a - b) ?

- Two's complement approach: just negate b and add.
- How do we negate?



8


## Tailoring the ALU to the MIPS

- Need to support the set-on-less-than instruction (slt)
  - remember: slt is an arithmetic instruction
  - produces a 1 if  $rs < rt$  and 0 otherwise
  - use subtraction:  $(a-b) < 0$  implies  $a < b$
- Need to support test for equality (beq \$t5, \$t6, \$t7)
  - use subtraction:  $(a-b) = 0$  implies  $a = b$

9

## Supporting slt


- Can we figure out the idea?



10

## A 32-bit ALU

- A Ripple carry ALU
- Two bits decide operation
  - Add/Sub
  - AND
  - OR
  - LESS
- 1 bit decide add/sub operation
- A carry in bit
- Bit 31 generates overflow and set bit




11

## Test for equality

- Notice control lines:

000 = and  
 001 = or  
 010 = add  
 110 = subtract  
 111 = slt

- Note: zero is a 1
- when the result is zero!



12

### Problem: ripple carry adder is slow

- Is a 32-bit ALU as fast as a 1-bit ALU?
- Is there more than one way to do addition?
  - two extremes: ripple carry and sum-of-products

Can you see the ripple? How could you get rid of it?

$$c_1 = b_0c_0 + a_0c_0 + a_0b_0$$

$$c_2 = b_1c_1 + a_1c_1 + a_1b_1 \quad c_2 =$$

$$c_3 = b_2c_2 + a_2c_2 + a_2b_2 \quad c_3 =$$

$$c_4 = b_3c_3 + a_3c_3 + a_3b_3 \quad c_4 =$$

Not feasible! Why?

13

### Carry-look-ahead adder

- An approach in-between our two extremes
- Motivation:
  - If we didn't know the value of carry-in, what could we do?
  - When would we always generate a carry?  $g_i = a_i b_i$
  - When would we propagate the carry?  $p_i = a_i + b_i$
- Did we get rid of the ripple?

$$c_1 = g_0 + P_0C_0$$

$$c_2 = g_1 + P_1C_1 \quad c_2 = g_1 + P_1g_0 + P_1P_0C_0$$


$$c_3 = g_2 + P_2C_2 \quad c_3 = g_2 + P_2g_1 + P_2P_1g_0 + P_2P_1P_0C_0$$

$$c_4 = g_3 + P_3C_3 \quad c_4 = g_3 + P_3g_2 + P_3P_2g_1 + P_3P_2P_1g_0 + P_3P_2P_1P_0C_0$$

Feasible! Why?

14


### A 4-bit carry look-ahead adder



- Generate g and p term for each bit
- Use g's, p's and carry in to generate all C's
- Also use them to generate block G and P
- CLA principle can be used recursively

15

### Use principle to build bigger adders



- A 16 bit adder uses four 4-bit adders
- It takes block g and p terms and cin to generate block carry bits out
- Block carries are used to generate bit carries
  - could use ripple carry of 4-bit ALU adders
  - Better: use the CLA principle again!

16

### Delays in carry look-ahead adders

- 4-Bit case
  - Generation of g and p: 1 gate delay
  - Generation of carries (and G and P): 2 gate delay
  - Generation of sum: 1 more gate delay
- 16-Bit case
  - Generation of g and p: 1 gate delay
  - Generation of block G and P: 2 more gate delay
  - Generation of block carries: 2 more gate delay
  - Generation of bit carries: 2 more gate delay
  - Generation of sum: 1 more gate delay
- 64-Bit case
  - 12 gate delays

17

### What is Realistic Delay

- Can we use carry look ahead for all sizes
- Probably not due to large sizes of gate required
- What about 64 bit adders
- Use 8 bit blocks
- Eight blocks will make 64 bits
- What about 32 bits?
- Compare design using 4 bit and 8 bit blocks
- Any creative thinking?

18

## Multiplication

- More complicated than addition
  - accomplished via shifting and addition
- More time and more area
- Let's look at 3 versions based on grade school algorithm

```

01010010 (multiplicand)
x01101101 (multiplier)
    
```

- Negative numbers: convert and multiply
- Use other better techniques like Booth's encoding

19


## Multiplication

```

01010010 (multiplicand)      01010010 (multiplicand)
x01101101 (multiplier)      x01101101 (multiplier)
-----
00000000
01010010 x1
01010010
00000000 x0
001010010
010100100 x1
0110011010
0101001000 x1
10000101010
00000000000 x0
010000101010
010100100000 x1
0111001101010
0101001000000 x1
10001110101010
0000000000000 x0
01000101101010
-----
10001110101010
    
```


20

## Multiplication: Implementation




21

## Second Version



22

## Final Version



23

## Multiplication Example

Iteration	multi-plicand	Original algorithm	
		Step	Product
0	0010	Initial values	0000 0110
1	0010	1:0 ⇒ no operation	0000 0110
	0010	2: Shift right Product	0000 0011
2	0010	1a:1 ⇒ prod = Prod + Mcand	0010 0011
	0010	2: Shift right Product	0001 0001
3	0010	1a:1 ⇒ prod = Prod + Mcand	0011 0001
	0010	2: Shift right Product	0001 1000
4	0010	1:0 ⇒ no operation	0001 1000
	0010	2: Shift right Product	0000 1100

24

## Signed Multiplication

- Let Multiplier be  $Q[n-1:0]$ , multiplicand be  $M[n-1:0]$
- Let  $F = 0$  (shift flag)
- Let result  $A[n-1:0] = 0\dots00$
- For  $n-1$  steps do
  - $A[n-1:0] = A[n-1:0] + M[n-1:0] \times Q[0]$  /\* add partial product \*/
  - $F \leftarrow F \text{ .or. } (M[n-1] \text{ .and. } Q[0])$  /\* determine shift bit \*/
  - Shift A and Q with F, i.e.,
    - $A[n-2:0] = A[n-1:1]$ ;  $A[n-1]=F$ ;  $Q[n-1]=A[0]$ ;  $Q[n-2:0]=Q[n-1:1]$
- Do the correction step
  - $A[n-1:0] = A[n-1:0] - M[n-1:0] \times Q[0]$  /\* subtract partial product \*/
  - Shift A and Q while retaining  $A[n-1]$
  - This works always excepts when both operands are 10..0

25

## Booth's Encoding

- Numbers represented using three symbols, 1, 0, & -1
- Let us consider -1 in 8 bits
  - One representation is 1 1 1 1 1 1 1 1
  - Another possible one 0 0 0 0 0 0 0 1
- Another example +14
  - One representation is 0 0 0 0 1 1 1 0
  - Another possible one 0 0 0 1 0 0 -1 0
- We do not explicitly store the sequence
- Look for transition from previous bit to next bit
  - 0 to 0 is 0; 0 to 1 is -1; 1 to 1 is 0; and 1 to 0 is 1
- Multiplication by 1, 0, and -1 can be easily done
- Add all partial results to get the final answer

26

## Using Booth's Encoding for Multiplication

- Convert a binary string in Booth's encoded string
  - Multiply by two bits at a time
  - For  $n$  bit by  $n$ -bit multiplication,  $n/2$  partial product
  - Partial products are signed and obtained by multiplying the multiplicand by 0, +1, -1, +2, and -2 (all achieved by shift)
  - Add partial products to obtain the final result
  - Example, multiply 0111 (+7) by 1010 (-6)
  - Booths encoding of 1010 is -1 +1 -1 0
  - With 2-bit groupings, multiplication needs to be carried by -1 and -2
- $$\begin{array}{r} 1\ 1\ 1\ 1\ 0\ 0\ 1\ 0 \\ 1\ 1\ 1\ 0\ 0\ 1\ 0\ 0 \end{array}$$
 (multiplication by -2)  
 (multiplication by -1 and shift by 2 positions)
- Add the two partial products to get 11010110 (-42) as result

27

## Booth's algorithm (Neg. multiplier)

Iteration	multi- plicand	Booth's algorithm	
		Step	Product
0	0010	Initial values	0000 1101 0
1	0010	1c: 10 $\Rightarrow$ prod = Prod - Mcand	1110 1101 0
	0010	2: Shift right Product	1111 0110 1
2	0010	1b: 01 $\Rightarrow$ prod = Prod + Mcand	0001 0110 1
	0010	2: Shift right Product	0000 1011 0
3	0010	1c: 10 $\Rightarrow$ prod = Prod - Mcand	1110 1011 0
	0010	2: Shift right Product	1111 0101 1
4	0010	1d: 11 $\Rightarrow$ no operation	1111 0101 1
	0010	2: Shift right Product	1111 1010 1

28

## Carry-Save Addition

- Consider adding six set of numbers (4 bits each in the example)
- The numbers are 1001, 0110, 1111, 0111, 1010, 0110 (all positive)
- One way is to add them pair wise, getting three results, and then adding them again

```

1001   1111   1010   01111   100101
0110   0111   0110   10110   10000
01111  10110  10000  100101  110101
    
```

- Other method is add them three at a time by saving carry

```

1001   0111   00000   010101   001101
0110   1010   11110   010100   101000
1111   0110   01011   001100   110101
00000  01011  010101  001101  SUM
11110  01100  010100  101000  CARRY
    
```

29

## Carry-Save Addition for Multiplication

- $n$ -bit carry-save adder take  $1FA$  time for any  $n$
- For  $n \times n$  bit multiplication,  $n$  or  $n/2$  (for 2 bit at a time Booth's encoding) partial products can be generated
- For  $n$  partial products, need  $n/3$   $n$ -bit carry save adders
- This yields  $2n/3$  partial results
- Repeat this operation until only 2 partial results remain
- Add them using a regular adder to obtain  $2n$  bits
- For  $n=32$ , you need 30 carry save adders in eight stages taking  $8T$  time where  $T$  is time for one-bit full adder
- You need one carry-propagate/carry-look-ahead adder

30

## Division


- Even more complicated
  - can be accomplished via shifting and addition/subtraction
- More time and more area
- We will look at 3 versions based on grade school algorithm

0011 | 0010 0010 (Dividend)

- Negative numbers: Even more difficult
- There are better techniques, we won't look at them


31

## Division, First Version




32

## Division, Second Version



33

## Division, Final Version



34

## Restoring Division

Iteration	Divisor	Divide algorithm	
		Step	Remainder
0	0010	Initial values	0000 0111
	0010	Shift Rem left 1	0000 1110
1	0010	2: Rem = Rem - Div	1110 1110
	0010	3b: Rem < 0 => + Div, sll R, R0 = 0	0001 1100
2	0010	2: Rem = Rem - Div	1111 1100
	0010	3b: Rem < 0 => + Div, sll R, R0 = 0	0011 1000
3	0010	2: Rem = Rem - Div	0001 1000
	0010	3a: Rem >= 0 => sll R, R0 = 1	0011 0001
4	0010	2: Rem = Rem - Div	0001 0001
	0010	3a: Rem >= 0 => sll R, R0 = 1	0010 0011
Done	0010	shift left half of Rem right 1	0001 0011

35

## Non-Restoring Division

Iteration	Divisor	Divide algorithm	
		Step	Remainder
0	0010	Initial values	0000 1110
	0010	1: Rem = Rem - Div	1110 1110
1	0010	2b: Rem < 0 => sll R, R0 = 0	1101 1100
	0010	3b: Rem = Rem + Div	1111 1100
	0010	2b: Rem < 0 => sll R, R0 = 0	1111 1000
2	0010	3b: Rem = Rem + Div	0001 1000
	0010	2a: Rem > 0 => sll R, R0 = 1	0011 0001
3	0010	3a: Rem = Rem - Div	0001 0001
	0010	2a: Rem > 0 => sll R, R0 = 1	0010 0011
Done	0010	shift left half of Rem right 1	0001 0011

36