MPC555 Interrupts
by John Dunlop, Josef Fuchs, and Steve Mihalik
Rev. 0, 26 July 2001

1 Introduction
The MPC555 has numerous timers, peripherals and input pins that can generate interrupts. This application note describes how the interrupts work and how to write software for their initialization and service routines.

Examples illustrate how interrupt handler routines written in assembler, C and even controlled by an operating system can have a dramatic variation in overhead. This overhead is almost entirely caused by the amount of context, (i.e., registers), saved and restored in the routine.

Although this application note focuses on interrupts, the discussion of context saving and restoring applies to other exceptions as well as other Motorola PowerPC™ microcontrollers. In addition, later MPC5xx microprocessors include an enhanced interrupt controller which has features to reduce latency. A summary of these features, which are optional to use in these later microcontrollers is listed in Section Appendix B Enhanced Interrupt Controller Summary.

2 Background

2.1 Interrupts versus Exceptions
Definitions of “interrupts” and “exceptions” are not always consistent in PowerPC™ literature. The following definitions are used for this application note.

Exceptions are events that change normal program flow and machine state. Some examples of exceptions are reset, decremerter passing zero, system call instruction, various bus access errors, and even a software or hardware debugger. When an exception occurs, a short hardware context switch takes place and the processor branches to an address (exception vector) which is unique for each type of exception.

Interrupts are one type of exception. They are caused by interrupt requests from input pins or devices, such as internal peripherals. As specified in the PowerPC™ architecture, all interrupts are required to share one exception vector offset, called “external interrupts”, normally at 0x500. The term “external interrupts” include all interrupts external to the CPU core, not just external to the chip. The terms “external interrupts” and “interrupts” are the same in this application note.

2.2 Interrupt Sources and Levels
An interrupt source is a device that can initiate an interrupt. For the MPC555, these are:

- Input pins IRQ[0:7]
- Internal timers: time base (TBL), programmable interrupt timer (PIT), or real-time clock (RTC)
- PLL change of lock detector

This document contains information on a new product. Specifications and information herein are subject to change without notice.
Peripheral modules on the intermodule bus (IMB3): TPU3, QADC, QSMCM, MIOS, and TouCAN.

An interrupt level is a number which is assigned by software to all interrupt sources except input pins IRQ[0:7]. This number, or level, provides a mapping mechanism for software to identify which interrupt source is causing an interrupt request. Levels also imply a priority if two or more interrupt requests occur at the same time (see Table 8 for priorities of input pins and levels). Interrupt pins do not get assigned levels because they have fixed priorities.

2.3 Exception Vector and Exception Vector Table

An exception vector is an address where the processor begins execution after an exception is recognized and the immediate state of the machine saved. (This differs from 68000 architecture where vectors are pointers — PowerPC vectors have fixed locations.) Each exception has its own exception vector, which is the sum of a base address and a vector offset:

```
Exception Base Address
+ Exception Vector Offset
---------------------------
Exception Vector
```

The exception base address is commonly either 0x0 or 0xFFF0 0000, depending on if the MSR[IP] bit. The base can have alternate values with exception vector “relocation” discussed later.

Each exception has its own exception vector offset. The normal offsets are shown in Table 1.

**Table 1 Normal Exception Vector Offsets**

<table>
<thead>
<tr>
<th>Name of Exception</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Reset or Non-Maskable Interrupt</td>
<td>0x100</td>
</tr>
<tr>
<td>Machine Check</td>
<td>0x200</td>
</tr>
<tr>
<td>Reserved</td>
<td>0x300</td>
</tr>
<tr>
<td>Reserved</td>
<td>0x400</td>
</tr>
<tr>
<td>External Interrupts</td>
<td>0x500</td>
</tr>
<tr>
<td>etc.</td>
<td>etc.</td>
</tr>
</tbody>
</table>

An Exception Vector Table, sometimes just called exception table, is a table of exceptions and their vectors. For example, if the exception base address = 0x0, then the table is simply the exception vector offsets (as in the prior paragraph). If the exception base address is 0xFFF0 0000, then the exception vector table is shown in Table 2.

**Table 2 Example Exception Vector Table**

<table>
<thead>
<tr>
<th>Name of Exception</th>
<th>Exception Vector</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Reset or Non-Maskable Interrupt</td>
<td>0xFFF0 0100</td>
</tr>
<tr>
<td>Machine Check</td>
<td>0xFFF0 0200</td>
</tr>
<tr>
<td>Reserved</td>
<td>0xFFF0 0300</td>
</tr>
<tr>
<td>Reserved</td>
<td>0xFFF0 0400</td>
</tr>
<tr>
<td>External Interrupts</td>
<td>0xFFF0 0500</td>
</tr>
<tr>
<td>etc.</td>
<td>etc.</td>
</tr>
</tbody>
</table>
2.4 Exception Table Relocation

A feature in the MPC555 allows having tighter exception vector offsets for the purpose of saving memory space. This feature, called exception table relocation, “relocates” exception vector offsets by:

- “Relocating” exception vector offsets to be eight bytes apart, instead of 0x100 (256) bytes.
- Allowing additional exception vector base values of: 0x8000 (32 Kbytes) and/or bases which move with the mapping of the internal memory space base, as indicated in the internal memory mapping register, IMMR[ISB] bit field.

To use the relocation feature, the control bits in Table 3 are used.

Table 3 Relocation Feature Control Bits

<table>
<thead>
<tr>
<th>Register [Bit]</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSR[IP]</td>
<td>Instruction Prefix</td>
<td>Controls the main base address, either at 0x0 or 0xFFF0 0000.</td>
</tr>
<tr>
<td>BBCMCR[ETRE]</td>
<td>Exception Table Relocation Enable</td>
<td>Enables exception vector addresses relocation. Addresses are separated by 8 bytes instead of 256 bytes. (Requires MSR[IP] = 1.)</td>
</tr>
<tr>
<td>BBCMCR[OERC]1</td>
<td>Other Exception Relocation Enable</td>
<td>Provides an additional offset to the base address when relocation is used.</td>
</tr>
<tr>
<td>IMMR[ISB]</td>
<td>Internal Memory Space Base</td>
<td>Moves exception table base with internal memory space. (Requires MSR[IP] = 1 and BBCMCR[ETRE] = 1.)</td>
</tr>
</tbody>
</table>

NOTES:
1. On the MPC565 and other future members of the MPC5xx family the OERC field is two bits wide instead of one and is located in different bit positions of the BBCMCR. Two bits allows for more possible exception locations. See the information below (assumes MSR[IP] = 1 and BBCMCR[ETRE] = 1).

<table>
<thead>
<tr>
<th>MPC555 OERC</th>
<th>MPC565 OERC0</th>
<th>OERC1</th>
<th>Exception Table Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0x0 + ISB offset</td>
</tr>
<tr>
<td>1</td>
<td>–</td>
<td>–</td>
<td>0x8 000 + ISB offset</td>
</tr>
<tr>
<td>–</td>
<td>0</td>
<td>1</td>
<td>0x1 0000 + ISB offset</td>
</tr>
<tr>
<td>–</td>
<td>1</td>
<td>0</td>
<td>0x8 0000 + ISB offset</td>
</tr>
<tr>
<td>–</td>
<td>1</td>
<td>1</td>
<td>0x3F E000 + ISB offset</td>
</tr>
</tbody>
</table>

**CAUTION**

When using the relocation feature, a branch absolute (ba) instruction, not just a branch (b) instruction, must be used at each relocated vector address. Otherwise exceptions will not work.

A complete table of all possible exception vectors is listed in Table 4 when the internal memory space base (ISB) is at 0x0.

---

1. On future MPC5xx parts with larger flash blocks, this address will be 0x1 0000 (the second 64 Kbyte flash block). In addition, these parts can map the exception table to the internal RAM and to the second flash module (if present).
Although this application note focuses on the setup, control and use of interrupts, it is worthwhile to briefly describe a number of other common ‘useful’ exceptions available on the PowerPC core.

<table>
<thead>
<tr>
<th>Name of Exception</th>
<th>Exception Vector MSR[IP] = 0</th>
<th>Exception Vector MSR[IP] = 1 ETRE = 0</th>
<th>Exception Vector MSR[IP] = 1 ETRE = 1 OERC = 0 ISB = 000</th>
<th>Exception Vector MSR[IP] = 1 ETRE = 1 OERC = 1 ISB = 000</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>0x0000 0000</td>
<td>0xFFFF 0000</td>
<td>0x0000 0000</td>
<td>0x0000 8000</td>
</tr>
<tr>
<td>System Reset, NMI Interrupt</td>
<td>0x0000 0100</td>
<td>0xFFFF 0100</td>
<td>0x0000 0008</td>
<td>0x0000 0008(^1)</td>
</tr>
<tr>
<td>Machine Check</td>
<td>0x0000 0200</td>
<td>0xFFFF 0200</td>
<td>0x0000 0010</td>
<td>0x0000 8010</td>
</tr>
<tr>
<td>Reserved</td>
<td>0x0000 0300</td>
<td>0xFFFF 0300</td>
<td>0x0000 0018</td>
<td>0x0000 8018</td>
</tr>
<tr>
<td>Reserved</td>
<td>0x0000 0400</td>
<td>0xFFFF 0400</td>
<td>0x0000 0020</td>
<td>0x0000 8020</td>
</tr>
<tr>
<td>External Interrupt</td>
<td>0x0000 0500</td>
<td>0xFFFF 0500</td>
<td>0x0000 0028</td>
<td>0x0000 8028</td>
</tr>
<tr>
<td>Alignment</td>
<td>0x0000 0600</td>
<td>0xFFFF 0600</td>
<td>0x0000 0030</td>
<td>0x0000 8030</td>
</tr>
<tr>
<td>Program</td>
<td>0x0000 0700</td>
<td>0xFFFF 0700</td>
<td>0x0000 0038</td>
<td>0x0000 8038</td>
</tr>
<tr>
<td>Floating-Point Unavailable</td>
<td>0x0000 0800</td>
<td>0xFFFF 0800</td>
<td>0x0000 0040</td>
<td>0x0000 8040</td>
</tr>
<tr>
<td>Decrementer</td>
<td>0x0000 0900</td>
<td>0xFFFF 0900</td>
<td>0x0000 0048</td>
<td>0x0000 8048</td>
</tr>
<tr>
<td>Reserved</td>
<td>0x0000 0A00</td>
<td>0xFFFF 0A00</td>
<td>0x0000 0050</td>
<td>0x0000 8050</td>
</tr>
<tr>
<td>Reserved</td>
<td>0x0000 0B00</td>
<td>0xFFFF 0B00</td>
<td>0x0000 0058</td>
<td>0x0000 8058</td>
</tr>
<tr>
<td>System Call</td>
<td>0x0000 0C00</td>
<td>0xFFFF 0C00</td>
<td>0x0000 0060</td>
<td>0x0000 8060</td>
</tr>
<tr>
<td>Trace</td>
<td>0x0000 0D00</td>
<td>0xFFFF 0D00</td>
<td>0x0000 0068</td>
<td>0x0000 8068</td>
</tr>
<tr>
<td>Floating-Point Assist</td>
<td>0x0000 0E00</td>
<td>0xFFFF 0E00</td>
<td>0x0000 0070</td>
<td>0x0000 8070</td>
</tr>
<tr>
<td>Reserved</td>
<td>0x0000 0F00</td>
<td>0xFFFF 0F00</td>
<td>0x0000 0078</td>
<td>0x0000 8078</td>
</tr>
<tr>
<td>Software Emulation</td>
<td>0x0000 1000</td>
<td>0xFFFF 1000</td>
<td>0x0000 0080</td>
<td>0x0000 8080</td>
</tr>
<tr>
<td>Reserved</td>
<td>0x0000 1100</td>
<td>0xFFFF 1100</td>
<td>0x0000 0088</td>
<td>0x0000 8088</td>
</tr>
<tr>
<td>Reserved</td>
<td>0x0000 1200</td>
<td>0xFFFF 1200</td>
<td>0x0000 0090</td>
<td>0x0000 8090</td>
</tr>
<tr>
<td>Instruction Protection Error</td>
<td>0x0000 1300</td>
<td>0xFFFF 1300</td>
<td>0x0000 0098</td>
<td>0x0000 8098</td>
</tr>
<tr>
<td>Data Protection Error</td>
<td>0x0000 1400</td>
<td>0xFFFF 1400</td>
<td>0x0000 00A0</td>
<td>0x0000 80A0</td>
</tr>
<tr>
<td>Reserved</td>
<td>0x0000 1500-0x0000 1BFF</td>
<td>0xFFFF 1500-0x0000 1BFF</td>
<td>0x0000 00A8-0x0000 00DF</td>
<td>0x0000 80A8-0x0000 80DF</td>
</tr>
<tr>
<td>Data Breakpoint</td>
<td>0x0000 1C00</td>
<td>0xFFFF 1C00</td>
<td>0x0000 00E0</td>
<td>0x0000 80E0</td>
</tr>
<tr>
<td>Instruction Breakpoint</td>
<td>0x0000 1D00</td>
<td>0xFFFF 1D00</td>
<td>0x0000 00E8</td>
<td>0x0000 80E8</td>
</tr>
<tr>
<td>Maskable External Breakpoint</td>
<td>0x0000 1E00</td>
<td>0xFFFF 1E00</td>
<td>0x0000 00F0</td>
<td>0x0000 80F0</td>
</tr>
<tr>
<td>Non-Maskable External Breakpoint</td>
<td>0x0000 1F00</td>
<td>0xFFFF 1F00</td>
<td>0x0000 00F8</td>
<td>0x0000 80F8</td>
</tr>
</tbody>
</table>

**NOTES:**
1. System reset/NMI uses 0x0000 0008 instead of 0x0000 8008 in the MPC555 because system reset clears the OERC bit, although NMI does not. However, later MPC5xx processors such as the MPC565/MPC566 behave differently — OERC can be set in the Reset Configuration Word or in the BBCMCR.

### 2.5 Non-Interrupt Exceptions

Although this application note focuses on the setup, control and use of interrupts, it is worthwhile to briefly describe a number of other common ‘useful’ exceptions available on the PowerPC core.
2.5.1 System Reset: Vector Offset = 0x100

The reset exception is taken from a number of sources as listed below. For more information, see SECTION 7, RESET, in the MPC555 User’s Manual (MPC555UM/AD).

- Reset pins FORESET, HRESET, or SRESET
- IRQ[0], which is a non-maskable interrupt pin
- Clock: loss of lock or on-chip clock switch
- Software watchdog timer (if SYPCR[SWRI] is clear)
- Checkstop condition
- Debug or JTAG port

Depending on the source of reset, three levels of accompanying hardware initializations occur: power-on, hard or soft. Thus, it must be remembered that from executing from vector 0x100 the controller can be in different states, appropriate care must be used. To check the source of reset, and thus the implications to the MPC555, it is possible to check the RSR register. The RSR bits can only be cleared by power-on and software writing a “1” to them.

2.5.2 NMI interrupt: Vector Offset = 0x100

A non-maskable interrupt (NMI) is generated from one of two sources:

- The software watchdog timer (if the SYPCR[SWRI] bit is set)
- The IRQ[0] pin

When an NMI exception occurs, the reset vector offset is used. Consequently it may be necessary to check if it was a NMI that occurred because, unlike the reset, many of the initialization events to registers do not occur. The NMI is taken asynchronously to the program flow, can never be masked and has the highest priority.

Because NMI is not maskable, there is risk that an NMI exception may not be recoverable. Therefore it should not be used for normal applications but used only for emergency.

NOTE

The IRQ[0] can generate an interrupt to the core as well, this operation is undesired. IRQ[0] should always be masked in the SIPEND register.

2.5.3 Machine Check: Vector Offset = 0x200

This separate exception informs of any memory access violations such as non-existent addresses, data errors or a violation of the memory protection type. The exception can occur for both internal and external memory areas. For a machine check exception to occur, it must be enabled by setting the MSR[ME] bit before the memory violation takes place. Otherwise (if MSR[ME]=0) no machine check exception is generated, but the checkstop state is entered. The behavior of the checkstop state is determined by the PLPRCR[CSR] bit.

2.5.4 Floating-Point Unavailable: Vector Offset = 0x800

As the name suggests, the vector occurs when floating-point instructions are being used without the floating point unit being enabled. A common cause of this is when software attempts floating-point instructions during an exception routine, but the floating-point unit was disabled at the beginning of the exception routine. Therefore, it can be used to trap and re-enable the floating-point unit when not done so in another exception service routine.

2.5.5 Decrementer: Vector Offset = 0x900

The decrementer and closely associated time base counters are defined within the PowerPC architec-
ture as 32-bit decrementing and 64-bit incrementing counters. Both counters are only accessible as special-purpose register accesses and thus cannot be accessed as memory mapped modules. The major difference between them is that the time base counter causes an interrupt on offset 0x500 while the decrementer provides a separate exception at 0x900.

The decrementer will cause an exception when it rolls over from all zeros to the LSB being set high again to begin the counting process. The count value is configurable through the DEC register (SPR22) but must be set through the use of the special MFSPR and MTSPR (move from and move to special purpose register) PowerPC instructions. On the MPC555, the decrementer clock is a subdivision of the processor clock. The clock source is either the system clock (divided by 16) or the oscillator clock input (divided by 4 or 16) as specified in the time base source bit (TBS) in the system clock control register (SCCR). The decrementer is enabled by the TBE bit in the time base status and control register (TBSCR).

Although, there are other counters on the MPC555, the decrementer has the advantage of requiring no decoding for the exception vector and thus is useful for frequently called timer periods, such as an operating system ticks.

2.5.6 Floating-Point Assist: Vector Offset = 0xE00

The purpose of this exception is to provide a mechanism to call a software envelope (routines) to fully implement the IEEE-754 floating-point specification. The software routine handles a number of extreme conditions that are rare and expensive to implement in hardware. The software routine will impact the size and the effect on the average instruction processing speed.

Non-IEEE mode is typically recommended for embedded applications because of faster execution. However, non-IEEE mode can not cause this exception. See RCPURM/AD Section 3.4.3 for further information.

2.5.7 Data and Instruction Breakpoints Exception: Vector Offsets = 0x1C00 and 0x1D00

In most cases, these exception vectors are not used. They are reserved for a non-BDM debugger (software monitor) or some user-specific exception. Normally the BDM is entered as a result of a data and instruction breakpoint, then the MPC555 executes instructions received serially via the BDM link. For more information, see SECTION 21, DEVELOPMENT SUPPORT, in the MPC555 User’s Manual (MPC555UM/AD).

2.5.8 Maskable and Non-Maskable External Breakpoints Exceptions:
Vector Offsets = 0x1E00 and 0x1F00

As stated in Section 2.5.7 Data and Instruction Breakpoints Exception: Vector Offsets = 0x1C00 and 0x1D00, these exception vectors are not used in most systems. They are reserved for a non-BDM debugger (software monitor) or some user-specific exception. Typically the BDM is entered as a result of a maskable and non-maskable external breakpoint, then the MPC555 executes instructions received serially via the BDM link. For more information, see SECTION 21, DEVELOPMENT SUPPORT, in the MPC555 User’s Manual (MPC555UM/AD).

2.6 Recoverable Exception [Interrupt]

Sometimes when an exception occurs it may not be possible to recover the machine state. The recoverable interrupt bit in the machine state register, MSR[RI], is a status bit indicating this condition.

If a non-maskable exception occurs such as reset, breakpoints or a machine check, software can poll the MSR[RI] bit to determine if the machine can recover its state. This bit changes state either automatically by hardware or manually under software control. Section 7 Examples of Initialization and In-
**Interrupt Service Routines** will discuss how and when exception routine software must set or reset it.

### 2.7 EABI Standard

Embedded application binary interface (EABI) is a set of software conventions. They span areas such as register usage, stack layout and parameter passing. Examples of EABI conventions are dedicating register r1 the stack pointer, organizing the stack in frames, and assigning certain general-purpose registers (gprs) and floating point registers (fprs) as volatile and nonvolatile among function calls. Compiler and debug tool vendors have adopted EABI conventions for interoperability. Refer to the *Embedded Application Environments Interface, EABI/D*.
3 MPC555 Interrupt System

Figure 1 contains a block diagram of the overall interrupt system. This system will be discussed by starting with the MPC555 core and working out to the peripheral devices.

NOTE
This application note will assume the exception relocation feature is not used.
3.1 PowerPC Core Interrupt

The PowerPC core has only a single interrupt input, which is from the interrupt controller. See Figure 2. This interrupt is enabled by the external interrupt enable (EE) bit in the machine state register (MSR). Besides enabling interrupt exceptions, this bit also enables the decremener exception.

**NOTE**: The MSR[EE] bit must be set in order to allow the PowerPC processor to recognize any interrupts.

**Figure 2 PowerPC Core Interrupt**
(without Vector Table Relocation)

Before recognizing the interrupt exception, all instructions being executed are completed. Once the core recognizes any exception, hardware automatically performs a machine state saving context switch as shown in Table 5.
NOTE

Only negate interrupt sources while MSR[EE] = 0. Software should disable interrupts in the CPU core (by clearing this bit) prior to masking or disabling any interrupt which might be currently pending at the CPU core.

After disabling an interrupt, sufficient time should be allowed for the negated signal to propagate to the CPU core, prior to re-enabling interrupts. The worst case time is an interrupt from an IMB3 module, which would be six clocks if the IMB3 is in full speed mode (UMCR[HSPEED] = 0) or 12 clocks if the IMB3 is in half-speed mode (UMCR[HSPEED] = 1).

<table>
<thead>
<tr>
<th>Table 5 Exception Context Switch Automatically Done By Hardware</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Register/Pointer</strong></td>
</tr>
<tr>
<td>SRR0</td>
</tr>
<tr>
<td>SRR1</td>
</tr>
<tr>
<td>MSR</td>
</tr>
<tr>
<td>Instruction Pointer</td>
</tr>
</tbody>
</table>

As mentioned in Section 2.6 Recoverable Exception [Interrupt], the purpose of the MSR[RI] bit is to indicate non-recoverable situations. For example: an interrupt exception occurs, causing hardware to back up the next instruction and MSR bits to SRR0:1. If SRR0:1 are not backed up somewhere and another exception occurs, their contents are lost. Hence the original state and instruction address prior to the interrupt is lost. As will be shown later, interrupt exception software typically will need to back up SRR0:1 and then set MSR[RI] = 1 to indicate the state is recoverable.

The EIE, EID, and NRI special purpose registers have the sole purpose of providing a mechanism to quickly modify the MSR[RI] and MSR[EE] bits. Any writes to these registers cause these bits to be set or cleared as in the table below. Writing to these registers can only be done in assembler because they are special purpose registers, not memory-mapped. Hence they are not accessible from the c language. To access them we must use the assembly language instruction “mtspr”. For example see below and Table 6.

```
mtspr EID, r0 ; Set RI bit = 1 and EE bit = 0 in MSR
```
At the end of the interrupt routine, executing a return from interrupt (rfi) instruction restores the context by hardware. This causes the action shown in Table 7.

### Table 7 Return From Interrupt Context Switch

<table>
<thead>
<tr>
<th>Register/Pointer</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSR</td>
<td>MSR[16:31] gets re-loaded from SRR1 (enabling external interrupts, other maskable exceptions, etc. again.)</td>
</tr>
<tr>
<td>Instruction</td>
<td>Gets re-loaded from SRR0, which resumes program execution after the last executed instruction before the interrupt was recognized.</td>
</tr>
</tbody>
</table>

#### 3.2 USIU Interrupt Controller

The main interrupt controller is in the USIU module. However, there are interrupt controller functions in other areas, such as the level mapping of peripherals in the UIMB module (see Section 3.6 Interrupt Sources: UIMB Peripherals).

The USIU interrupt controller has 16 inputs: eight external interrupt request pins (IRQ[0:7]) and eight internal interrupt “levels”. As mentioned in Section 2.2 Interrupt Sources and Levels, levels are a mapping mechanism for interrupt sources and imply a priority. Interrupt sources inside the USIU (time base, real-time clock, PIT and PLL change of lock detector) are assigned a level 0:7. Interrupt sources from peripherals on the IMB3 bus can have levels 0:31. However, these IMB3 bus peripherals with levels 7:31 are all mapped to level 7 of the USIU interrupt controller (see Section 3.4 Interrupt Sources: USIU Internal Devices).

The 16 USIU interrupt controller inputs (8 pins and 8 levels) are fed into the SIPEND (USIU interrupt pending register). Software can read this register to see which of the 16 interrupts are pending.

**NOTE**

The MPC565 and other future MPC5xx family members have an enhanced interrupt controller that is backwards compatible to the MPC555. The new features must explicitly be enabled.
The SIMASK (USIU mask register) contains corresponding mask bits for each SIPEND interrupt bit. In order for interrupts to be fed into the CPU core, the corresponding mask bit must be set. At RESET, the SIMASK register is set to all 0’s, disabling all interrupt sources.

SIMASK[IRM0] bit is a special case. This is the mask bit for the IRQ[0] input pin, which is a non-maskable interrupt. Setting this bit to 0 has no effect.

After the SIPEND and SIMASK registers, there is a priority arbiter and encoder. This gives a number called interrupt code to the highest priority unmasked interrupt. If two or more unmasked interrupt requests occur at the same time, the one with the lowest numbered interrupt code will have priority.

The interrupt code is located in a field of the SIVEC (USIU interrupt vector register). During the interrupt service routine, the interrupt code will be used as an index into a branch table for branching to the appropriate interrupt source’s service routine. This is why each interrupt code is separated by four bytes, the width of one instruction. See Table 8.
NOTE
Other lower priority or masked interrupt requests can be examined at any time by
reading the SIPEND register. If no unmasked interrupt request is pending, the In-
terrupt Code has a default value of 0x3C.

### Table 8 Interrupt Priority and Codes

<table>
<thead>
<tr>
<th>Priority</th>
<th>Interrupt Source</th>
<th>Interrupt Code (Binary)</th>
<th>Interrupt Code (Hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 (highest)</td>
<td>IRQ[0] Input Pin</td>
<td>00000000</td>
<td>0x0</td>
</tr>
<tr>
<td>1</td>
<td>Level 0</td>
<td>00000100</td>
<td>0x4</td>
</tr>
<tr>
<td>2</td>
<td>IRQ[1] Input Pin</td>
<td>00001000</td>
<td>0x8</td>
</tr>
<tr>
<td>3</td>
<td>Level 1</td>
<td>00001100</td>
<td>0xC</td>
</tr>
<tr>
<td>4</td>
<td>IRQ[2] Input Pin</td>
<td>00010000</td>
<td>0x10</td>
</tr>
<tr>
<td>5</td>
<td>Level 2</td>
<td>00010100</td>
<td>0x14</td>
</tr>
<tr>
<td>6</td>
<td>IRQ[3] Input Pin</td>
<td>00011000</td>
<td>0x18</td>
</tr>
<tr>
<td>7</td>
<td>Level 3</td>
<td>00011100</td>
<td>0x1C</td>
</tr>
<tr>
<td>8</td>
<td>IRQ[4] Input Pin</td>
<td>00100000</td>
<td>0x20</td>
</tr>
<tr>
<td>9</td>
<td>Level 4</td>
<td>00100100</td>
<td>0x24</td>
</tr>
<tr>
<td>10</td>
<td>IRQ[5] Input Pin</td>
<td>001010100</td>
<td>0x28</td>
</tr>
<tr>
<td>11</td>
<td>Level 5</td>
<td>00101100</td>
<td>0x2C</td>
</tr>
<tr>
<td>12</td>
<td>IRQ[6] Input Pin</td>
<td>00110000</td>
<td>0x30</td>
</tr>
<tr>
<td>13</td>
<td>Level 6</td>
<td>00110100</td>
<td>0x34</td>
</tr>
<tr>
<td>14</td>
<td>IRQ[7] Input Pin</td>
<td>00111000</td>
<td>0x38</td>
</tr>
<tr>
<td>15</td>
<td>Level 7</td>
<td>00111100</td>
<td>0x3C (Default value)</td>
</tr>
<tr>
<td>16-31</td>
<td>Reserved</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

NOTES:
1. IRQ[0] Input Pin is a special case. See 3.3 Interrupt Sources: External IRQ Pins.

### 3.3 Interrupt Sources: External IRQ Pins

As shown in the interrupt code table previously, the eight interrupt pins have unique interrupt codes. The system designer must ensure the application’s higher priority external interrupts have lower number inter-
terrupts. Each external interrupt pin has a mask bit in the SIMASK register to enable it. IRQ[0:7] have six priorities and interrupt code. The hardware design must connect higher priority interrup signals to the lower number of interrupt pins, such as IRQ[1] or IRQ[2].

IRQ[0] is a special case. This is non-maskable and causes a NMI exception. It uses the reset exception vector offset, but **does not cause an actual reset**. Hence the exception vector will be 0x100 instead of 0x500. If the RESET exception routine needs to determine the cause of the reset, then the reset sta-
tus register (RSR) and SIPEND[IRQ0] bit are examined.

**CAUTION**

Because IRQ[0] can cause a nonmaskable exception, it can cause an irrecover-
able condition. Therefore, it should not be used for a normal application input.
A software watchdog can also cause a NMI reset. IRQ[0] is ALWAYS edge triggered.

The **SIEL** (USIU interrupt edge level register) contains bits for IRQ[0:7] input pins to specify if the interrupt is caused by a falling edge (ED=1) or simply a low level (ED=0).

Typically a falling edge interrupt input (ED=1) is used. In this case, the appropriate bit in the SIPEND must be cleared in the interrupt service routine when a falling edge interrupt occurs.

Low level interrupt inputs (ED=0) are used for wired-OR situation of multiple sources on one line. When an interrupt of this type occurs, the interrupt service routine must ensure the interrupt line is returned to the inactive high state before exiting the interrupt service routine.

### 3.4 Interrupt Sources: USIU Internal Devices

All interrupt sources except external IRQ pins must be given level assignments in some register (see Section Appendix A Table of Potential Interrupt Sources). These level assignments map the interrupt source to an input of the USIU interrupt controller. When the interrupt source attempts to initiate an interrupt request, its level to the USIU interrupt controller becomes active. The interrupt controller will recognize the interrupt if:

- Interrupts are enabled in the MSR[EE] bit
- The level is not blocked in the SIMASK register
- The level is not competing with a higher priority interrupt request.

Levels in the USIU interrupt sources are assigned in an 8-bit field with the format in Table 9. A common mistake made is to attempt to use a binary value of the level instead of the pattern shown in Table 9.

<table>
<thead>
<tr>
<th>Level Assignment</th>
<th>Binary Value</th>
<th>Hex Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>10000000</td>
<td>0x80</td>
</tr>
<tr>
<td>1</td>
<td>01000000</td>
<td>0x40</td>
</tr>
<tr>
<td>2</td>
<td>00100000</td>
<td>0x20</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>00000001</td>
<td>0x01</td>
</tr>
</tbody>
</table>

The USIU has four interrupt sources:

1. Programmable interrupt timer (PIT)
2. Time base (TB)
3. Real-time clock (RTC)
4. Phase lock loop change of lock (PLL)

Some sources can cause an interrupt from more than one condition, but each has only one interrupt level. For example, the time base has one level but can cause an interrupt when it matches either one of two time base reference registers TBREFA or TBREFB. Each time base reference has its own interrupt enable bit and each has its own status bit. If both are enabled, the time base interrupt service routine must check the status bits to determine which caused the interrupt.
NOTE
Some interrupt sources have a freeze control bit. Generally this allows timers to keep incrementing or decrementing if the FREEZE debug signal is asserted. The FREEZE signal allows users to stop various clocks to aid debugging. It is active when in debug mode, (i.e., when instructions are executed from the debug port) instead of from memory.

EXAMPLE
PIT Interrupt. The steps below will generate an interrupt request at the interrupt controller when the PIT crosses zero. We will not enable interrupts to the core in this example. If you have an evaluation board with visibility into registers and bit fields, this would be a simple exercise to start understanding and experimenting with interrupts. It assumes the default clock to the PIT is used and is enabled.

1. Set PITC[PITC]=0x1000 for a modulus count (gets loaded when PITR decrements passed 0)
2. Make sure PISCR[PITF]=0 to keep PIT the clock running during while the debug signal FREEZE is asserted. (0 is the default value from reset.)
3. Set PISCR[PIRQ] = 0x40 to set the PIT’s interrupt level to level 0
4. Enable level 0 by setting SIMASK[LVL0M]=1
5. Set PISCR[PTE]=1 to enable the PIT clock to decrement.
6. Enable PIT interrupt by setting PISCR[PIE] = 1

Now watch the PIT decrement. When it reaches 0, the PIT status bit PISCR[PS] will set, which sets the SIPEND bit for level 0 and the interrupt code in SIVEC to level 0. The PISCR[PS] will stay set until a “1” is written to that bit, which means SIPEND will stay active for level 0 until, (e.g., a “1” is written to that bit). The processor does not take the interrupt exception because the MSR[EE] bit has not been set.

3.5 UIMB Module
All interrupts from peripherals on the IMB are passed into the UIMB module. The UIMB module has an interrupt controller function of reducing up to 32 possible interrupt levels to 8 levels. These 8 levels go to the SIPEND register in the USIU Interrupt Controller. To achieve this reduction, IMB peripheral interrupt levels 7:31 all get mapped to level 7 as shown in Figure 4.
**Figure 4 Peripherals and the UIMB Interrupt Structure**

Table 10 summarizes the mapping.

**Table 10 UIMB Interrupt Level Mapping**

<table>
<thead>
<tr>
<th>Interrupt Level from IMB Peripheral to UIMB Module</th>
<th>Interrupt Level from UIMB Module to USIU Interrupt Controller</th>
<th>Relative Overhead to Identify Interrupt Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Fast – use SIVEC only</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Fast – use SIVEC only</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>Fast – use SIVEC only</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>Fast – use SIVEC only</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>Fast – use SIVEC only</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td>Fast – use SIVEC only</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
<td>Fast – use SIVEC only</td>
</tr>
<tr>
<td>7:31</td>
<td>7</td>
<td>Normal – use SIVEC and UIPEND</td>
</tr>
</tbody>
</table>

NOTE: UIPEND levels 0:6 map directly to SIPEND levels 0:6. UIPEND 7:31 map to SIPEND level 7.
IMB peripherals needing faster interrupt response should use levels 0 through 6 since only SIVEC register is necessary to identify the interrupt source, unless more than one source shares the same level. IMB interrupt levels 7:31 are all “shared” on level 7 input to the USIU interrupt controller. Hence additional decoding of a source is normally required, which would use the UIPEND register.

The **UIPEND** register reflects the status of the 32 IMB interrupt levels. It is a read-only register.

The levels coming into the UIMB from the IMB peripherals use multiplexing for efficiency. Levels in these peripherals are represented by five bits \([0:31]\). The UIMB does not read all levels at once. It time multiplexes a three-bit level value \([0:7]\) with four time slots as shown in **Table 11**.

<table>
<thead>
<tr>
<th>Multiplexed 3-bit Level</th>
<th>2-bit Time Slot</th>
<th>Generated IRQ Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 ... 7</td>
<td>0</td>
<td>0 ... 7</td>
</tr>
<tr>
<td>0 ... 7</td>
<td>1</td>
<td>8 ... 15</td>
</tr>
<tr>
<td>0 ... 7</td>
<td>2</td>
<td>16 ... 23</td>
</tr>
<tr>
<td>0 ... 7</td>
<td>3</td>
<td>24 ... 31</td>
</tr>
</tbody>
</table>

The **UMCR** register contains the control bits called IRQMUX to enable mapping of 32 possible interrupt requests from the UIPEND to the eight interrupt inputs of the USIU interrupt controller.

### 3.6 Interrupt Sources: UIMB Peripherals

The UIMB interrupt sources include the following peripheral modules on the UIMB bus: two TouCAN modules, two QADC modules, two TPU modules, one MIOS1 module, and one QSMCM module. Each module has numerous conditions that can cause an interrupt, but have only one or two interrupt levels.

For example, any of a TPU’s 16 channels can be set up to cause an interrupt, but there is only one interrupt line (level) leaving the module. (See **Table 25**.) The interrupt service routine must determine not only that the TPU caused the interrupt, but which channel caused it as well.

Levels are assigned in the module’s level register. Although there are 32 possible levels, they are multiplexed on to eight inputs to the UIMB. For historical reasons, peripherals designate levels in two possible methods:

1. A single 5 bit “level” field, for levels 0 – 31 as follows. This applies to interrupt sources in USIU, QADC, and QSMCM modules.

**Table 12 UIMB Interrupt Level Assignment for 5-bit Level Field**

<table>
<thead>
<tr>
<th>5-bit Level Field Value</th>
<th>Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000</td>
<td>0</td>
</tr>
<tr>
<td>00001</td>
<td>1</td>
</tr>
<tr>
<td>00010</td>
<td>2</td>
</tr>
<tr>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>11111</td>
<td>31</td>
</tr>
</tbody>
</table>

2. A 3-bit “level” field for levels 0:7 and a 2 bit “time multiplex” or “byte select” field for multiplexing levels to a time slot. This applies to interrupt sources in TPU3 and MIOS1 modules.
A common rule is to have each module use a different interrupt level to minimize interrupt service routine time in determining the source of the interrupt. The lower number levels have priority of higher numbers if two interrupts occur at the same time, so the more important interrupt sources must reside at lower levels.

As shown in the tables of Section Appendix A Table of Potential Interrupt Sources, UIMB modules have multiple interrupt sources sharing a level. The enable bits must be set for the desired interrupt sources. When an interrupt condition is met, such as a communication buffer becoming empty, that condition is “anded” with its enable bit to determine if an interrupt request gets passed on. The interrupt service routine, once identifying the module causing an interrupt, checks the status bits for determining the specific interrupt source causing the interrupt.

### 3.7 A Note on Interrupt Nesting

Once an interrupt has been recognized by the core, the hardware context switch disables further interrupts. There are two options:

1. No interrupt nesting: Keep interrupts disabled during the entire interrupt service routine.
2. Interrupt nesting: Enable interrupts in a window inside the interrupt service routine.

If the interrupt service routine is relatively short, no nesting is necessary. If nesting is used, additional steps (overhead) are required.

If interrupt nesting is desired, it is accomplished by first setting the MSR[EE] again as soon as it is “safe” to do so at the beginning of the interrupt service routine. Later the same EE bit must be cleared before the final context switch at the end of the interrupt service routine. In addition, the SIMASK register must be saved, lower priority interrupts masked in it, and SIMASK restored later. A conceptual example is provided in Section 7.3.6 Example 6: ISR with Nested Interrupts.

#### Table 13 UMB Interrupt Level Assignment for 3- and 2-bit Level Fields

<table>
<thead>
<tr>
<th>3-bit Level Field Value</th>
<th>2-bit Time Multiplex or Byte Select Field</th>
<th>Peripheral Interrupt Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>000 to 111</td>
<td>00</td>
<td>0 to 7</td>
</tr>
<tr>
<td>000 to 111</td>
<td>01</td>
<td>8 to 15</td>
</tr>
<tr>
<td>000 to 111</td>
<td>10</td>
<td>16 to 23</td>
</tr>
<tr>
<td>000 to 111</td>
<td>11</td>
<td>24 to 31</td>
</tr>
</tbody>
</table>
4 Initialization Steps

Each interrupt source must be initialized before all interrupts can be enabled in the machine state register, EE bit. Initialization consists of four steps: module specific initialization, level assignment, enabling the interrupt source, and setting the interrupt mask in the SIU interrupt controller.

The initialization steps below are broken out for illustrating completeness, and do not illustrate the most efficient programming methods.

4.1 Step 1: Module Specific Initialization

Each interrupt source will need to have its own general initialization of its module. Complete module initialization is outside the scope of this application note. Examples of some module specific initializations are:

- Interrupt Pins: specify edge or level detection
- Timers: specify clock input selection, clock prescaler value, pre-loading value
- Serial I/O: specify baud rate, queue management parameters
- QADC: specify queue management parameters
- TPU, MIOS: specify function assignment, function specific parameters

4.2 Step 2: Level Assignment

The system designer must make careful assignment of levels to each interrupt source. Key points to remember as discussed in the Section 3.2 USIU Interrupt Controller and Section 3.5 UIMB Module sections are summarized here:

- Lower level numbers have higher priority
- External interrupt pins do not have level assignments but have a fixed priority
- To reduce latency, each interrupt source should be mapped to its own level if possible
- When UIMB peripherals have levels over 7, the UMCR[IRQMUX] field must be set to enable appropriate multiplexing.

The registers used for level assignments for each interrupt source are listed in Section Appendix A Table of Potential Interrupt Sources. Remember, level registers use either a single 5-bit field or 3-bit and 2-bit fields to assign levels as discussed in the section Section 3.6 Interrupt Sources: UIMB Peripherals.

4.3 Step 3: Enable Interrupt

Each interrupt source other than IRQ pins must be enabled. The enable control bit for the sources are listed in Section Appendix A Table of Potential Interrupt Sources.

4.4 Step 4: Set Appropriate Mask Bits in SIMASK

All appropriate USIU interrupt controller levels 0:8 must have their mask bits set (enabled) in the SIMASK register.

4.5 Final Step: Setting MSR[EE] and MSR[RI] Bits

After all the interrupt sources have been initialized to the previous steps, the enable external interrupts [EE] bit must be set for interrupts to be recognized and recoverable interrupt [RI] set to tell exceptions the state is recoverable. This is easily done by using the EIE special purpose register as mentioned in the prior Section 3.1 PowerPC Core Interrupt section. Writing any value to the EIE register sets both the MSR[EE] and MSR[RI] bits. Writing is accomplished by using the mstpr instruction.

Example: mtspr EIE, r0
5 Determining Which Registers to Save and Where to Save Them

Before writing software for the interrupt service routine (ISR), you must determine how much “context” to save and where to save it. In general, any registers that could be modified during in the ISR should be saved on the stack.

How much is saved can vary dramatically among applications. For example, if all software executed during the interrupt exception is written in assembler, then only those few registers used can be easily identified and saved on the stack.

However, if the ISR calls a C routine, then the compiler could use the scratch registers (called volatile registers) as defined in the EABI. Therefore, all volatile registers must be saved because it cannot be predict which registers the compiler will use. Other registers that a compiler might use will need to be saved also, such as XER (which has the carry), CR (for compares) and CTR (for counter/branch uses).

Some applications may want to even save timer values.

Table 14 is an example checklist to help determine what to save.

<table>
<thead>
<tr>
<th>Table 14 Register Save Checklist</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ISR Requirement</strong></td>
</tr>
<tr>
<td>Comply with stack conventions [EABI] used by compiler and debug tools (recommended)</td>
</tr>
<tr>
<td>Additional exceptions, including debug breakpoints, are allowed during the exception.</td>
</tr>
<tr>
<td>Use LR, (e.g., for calling an assembler or C routine handler) for an interrupt source</td>
</tr>
<tr>
<td>Call assembler routines only (no floating point in ISR)</td>
</tr>
<tr>
<td>Call C routine (no floating point in ISR)</td>
</tr>
<tr>
<td>Complete context switch, such as with an RTOS (no floating point)</td>
</tr>
<tr>
<td>Use floating point registers in assembly routines only</td>
</tr>
<tr>
<td>Use floating point in C routine</td>
</tr>
<tr>
<td>Use floating point with complete context switch, as with an RTOS</td>
</tr>
</tbody>
</table>

Registers should be saved in a stack frame, as defined in the Section 2.7 EABI Standard. Stack frames are created by decrementing the stack pointer by a size that can be used to store all the registers. Stack frames must be modulo eight bytes, so four bytes of padding may be required.

Table 15 lists the EABI stack frame organization and a sample ISR stack frame. In this example, the volatile registers are saved.
Table 15 EABI Stack Frame Organization

<table>
<thead>
<tr>
<th>EABI Stack Frame</th>
<th>Example ISR Stack Frame</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prior back chain</td>
<td>Prior SP</td>
</tr>
<tr>
<td><strong>New Stack Frame</strong></td>
<td></td>
</tr>
<tr>
<td>fpr save area</td>
<td></td>
</tr>
<tr>
<td>gpr save area</td>
<td>Volatile gprs (gpr0, gpr3:12)</td>
</tr>
<tr>
<td>CR save area</td>
<td>CR</td>
</tr>
<tr>
<td>Local variables</td>
<td>CR, XER, LR, padding (if padding is required so stack frame is modulo 8 bytes)</td>
</tr>
<tr>
<td>LR save area</td>
<td>(Reserved for function called by ISR)</td>
</tr>
<tr>
<td>Back chain</td>
<td>SP</td>
</tr>
</tbody>
</table>

**CAUTION**

Special care should be used in saving the LR. For normal application functions, the LR is stored in the current stack frame and a new stack frame is created. However, since an exception routine function can occur anytime, the normal LR save area may already be in use. One solution is for exception routines to save the LR elsewhere on the stack, such as in the local variables area.
6 Interrupt Service Routine Steps

A general interrupt sequence of events is summarized in Table 16. When software saves special-purpose registers, a gpr must be saved also because it must be used as a scratch register for transfer purposes. These are illustrated in Section 7.3.2 Example 2: ISR Using Assembly Language Only through Section 7.3.6 Example 6: ISR with Nested Interrupts.

Table 16 Interrupt Event Sequence

<table>
<thead>
<tr>
<th>System Behavior</th>
<th>Software Steps</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exception occurs</td>
<td></td>
</tr>
<tr>
<td>Currently executing instructions are completed</td>
<td></td>
</tr>
<tr>
<td>The CPU saves the address of next instruction and MSR[16:31] in SRR0:1, then modifies MSR (see 3.1 PowerPC Core Interrupt).</td>
<td></td>
</tr>
<tr>
<td>The instruction pointer branches to the exception vector address.</td>
<td></td>
</tr>
<tr>
<td>1. Save “Machine Context” of SRR0:1.</td>
<td></td>
</tr>
<tr>
<td>2. Set MSR[RI] to indicate the state is now recoverable. Other maskable interrupts/exceptions could now be enabled.</td>
<td></td>
</tr>
<tr>
<td>3. Save other appropriate context (registers).</td>
<td></td>
</tr>
<tr>
<td>4. Determine interrupt source.</td>
<td></td>
</tr>
<tr>
<td>5. Branch to interrupt handler and execute it. If necessary, negate the interrupt request in the handler.</td>
<td></td>
</tr>
<tr>
<td>7. Return to program by executing “rfi” instruction.</td>
<td></td>
</tr>
<tr>
<td>The CPU restores return address, original MSR, and enables interrupts again.</td>
<td></td>
</tr>
<tr>
<td>Program execution resumes in the routine that was interrupted.</td>
<td></td>
</tr>
</tbody>
</table>

6.1 Step 1: Save “Machine Context”

“Machine context” here means the save and restore registers, SRR0 and SRR1. These get loaded with the machine state by the CPU when any exception (including debugger) is taken. Therefore if another exception occurs without saving SRR0:1, the original machine state is lost. The expected normal practice is to save these on the stack. This step is not required if no other exceptions will occur during the exception routine.

Since the PowerPC architecture does not allow direct writing of special-purpose registers directly to memory, a general-purpose register must be used as an intermediary for storing these values. This means the gpr used itself must also be saved on the stack.

The PowerPC architecture does not support any hardware stack, so software will manage it. By convention (EABI), general-purpose register 1 (gpr1, or just “r1”) is used for a stack pointer.
The following illustrates saving the machine context for a stack frame of size 80 bytes. Register r3 is saved so it can be used as a scratch register. We will assume the assembler has the symbol “sp” defined as “r1” for legibility. This illustration assumes what to save and where to save it on the stack frame has been defined. Complete examples are provided Section 7 Examples of Initialization and Interrupt Service Routines.

```assembly
stwu sp, -80 (sp); Create stack frame and store back chain
stw r3, 36 (sp); Save a working register in stack frame for use as a scratch register
mfsrr0 r3 ; Copy SRR0 to r3
stw r3, 12 (sp); Save SRR0 value on stack
mfsr1 r3 ; Copy SRR1 to r3
stw r3, 16 (sp); Save SRR1 value on stack
```

6.2 Step 2: Set MSR[RI]

As described earlier, the recoverable interrupt bit in the machine state register indicates the machine state can be recovered if a subsequent exception occurs. If SRR0 and SRR1 have been saved as in step 1, software should set this bit to indicate to any other exception routine this backed up condition, (i.e., recoverable state). This bit is most easily set writing any gpr to the special purpose register EID. Example:

```assembly
mtspr EID, r3; Set MSR[RI] to indicate recoverable condition
```

Any asynchronous exception (such as reset) could check the RI bit of the MSR now saved in the SRR1. If the RI bit is 0, then the software will know the exception is non-recoverable. This can only happen if there is a reset or some major problem with either the software or the whole system.

**Debugging Comments**: Since debugging is also done by exception, if a breakpoint is taken while RI = 0, then machine state is presumed lost. In general, breakpoints are recognized in the CPU only when the RI bit is set, which guarantees that the machine restarts after a breakpoint. In this mode, breakpoints are considered “masked”. Internal breakpoints also have a non-masked mode where they are recognized at any time. If one occurs while RI=0, then the user can debug the exception routine, however at the end of the exception there is no way to return to the main program.

6.3 Step 3: Save Other Appropriate Context (Registers)

Based on what else the user has determined to be saved on the stack, code will save appropriate registers. Any gpr registers can be saved with one instruction. For example:

```assembly
stw r4, 40 (sp) ; Store gpr4 on stack
```

Special-purpose registers take two instructions, like SRR0 and SRR1. Example:

```assembly
mfxer r3 ; Copy special purpose register XER to gpr3
stw r3, 20 (sp) ; Save XER value to stack
```

To optimize saving and later restoring context, the load / store multiple word (lmw / stmw) or load / store string word immediate (lswi / stswi) instructions can be used. Using the multiple word or string word immediate instructions also shorten execution time. (The lmw / stmw instructions start saving registers at r31, so this would be if all the gprs would be saved.)

If interrupt nesting is to be allowed, then the SIMASK register may also need to be saved and MSR[EE] bit set. An example later illustrates how this is done.

6.4 Step 4: Determine Interrupt Source

To determine the interrupt source, the following sequence can be taken:

```assembly
```

1. Check the INTERRUPT CODE field in the USIU interrupt controller’s SIVEC register, see Table 8. This value will be an index to a jump table.
2. If the interrupt source is level 7 and the application has interrupt sources mapped to level 7 and beyond, then check the UIPEND register for levels beyond level 7. The CNTLZ instruction can be used to count the number of zeros in the UIPEND from bit 0 until the first “1”. The number can then be used as an index to a second jump table.
3. If more than one interrupt source shares the same level, then check both sources.
4. If necessary, check for which of several possible conditions within a module caused the interrupt. For example, which of 16 TPU channels caused the TPU interrupt.

The SIVEC[INTERRUPT CODE] can efficiently be used as an index into a jump table. A jump table will contain pointers to the various interrupt handlers for each source. By adding the index to the address of the start of the table, the address of the source’s handler routine can be loaded into a register that can be used for branching, like the LR.

6.5 Step 5: Branch to Interrupt Handler and Execute It

“Interrupt handler” here is defined as interrupt service routine code specific to a module.

Once the address of the interrupt source’s handler routine is loaded in a register, then we can branch to it. The architecture allows branching from the CTR or LR registers, so the address must be loaded into one of them.

**IMPORTANT**

Save the address of the next instruction to the LR by using the “i” option in the branch instruction. For example:

```assembly
blrl ; Jump to interrupt handler routine and save the next instructions address in LR
```

**IMPORTANT**

Depending on the interrupt source, it may be necessary to negate the interrupt condition so it will not cause further interrupts.

If the interrupt handler routine is written in C, the program will return to the next instruction after the above “blrl” at the end of the routine. If the routine is written in assembler, then the last instruction needs to be:

```assembly
blr ; Return from interrupt handler routine to restore contexts.
```

6.6 Step 6: Restore Contexts

Restoring contexts includes anything saved on the stack in steps 1 and 3, such as SRR0:1, gprs, etc. These are combined in one step here. Sample lines to restore some registers are:

```assembly
lwz r4, 40 (sp) ; Restore gpr4 from stack
lwz r3, 20 (sp) ; Restore XER value from stack
mtzer r3 ; Copy XER value to XER register
```

Care must be taken to clear the MSR[RI] bit before restoring SRR0:1 to indicate an exception during restoring these registers can result in an unrecoverable condition.

As mentioned before, the load multiple word (lmw) or load string word immediate (lswi) instructions can shorten restoring contexts.

6.7 Step 7: Return to Program

A single instruction, return from interrupt, will exit the interrupt exception routine. This instruction restores the MSR from SRR1, which can re-enable exceptions such as external interrupts, the (MSR[EE] bit), floating-point unit (MSR[FP] bit) and others in the MSR. The instruction pointer gets loaded with the address in SRR0 and processing branches to that location. Example:

```assembly
rfi
```
7 Examples of Initialization and Interrupt Service Routines

The following examples illustrate different techniques of handling interrupt exceptions. They have been tested on a MPC555 evaluation board with a debugger. Code was compiled using the Diab Compiler Version 4.3G. Examples 2 through 5 were tested using a standard personal computer terminal program with settings of 9600 baud, 8 data bits, no parity, 2 stop bits and no flow control. If running these programs, a standard serial cable is required, and possibly a null modem adapter.

Initialization comments: Interrupt initialization, such as in the “initPIT” function in the first example or “initSci” function in other examples, is written for illustration, not to optimize code.

Processor initialization, done in the function “init555”, is minimal for these examples. Common items to initialize are:

1. SYPCR: disable watchdog timer
2. SIUMCR: disable data show cycles
3. PLPRCR: increase clock frequency using MF bit field and optionally wait for PLL to lock
4. UMCR: set UIMB bus to full speed using HSPEED bit
5. SPR560 (BBCMCR): enable burst buffer
6. SPR158 (ICTRL): Increase processing speed by taking processor out of serialized mode

7.1 Example Interrupt Service Routines (ISRs):
1. Absolute minimum interrupt routine – PIT
2. ISR using assembly language only
3. ISR using assembly and C
4. ISR using C only – one interrupt source
5. ISR using C only – general case
6. ISR with nested interrupt capability (conceptual example)

7.2 Files Used for Examples
The files in Table 17 are used in the examples, except where noted.

### Table 17 Example Files

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>main.c</td>
<td>Varies for each example, but always initializes the CPU and interrupt device and waits in a loop</td>
</tr>
<tr>
<td>exceptions.s</td>
<td>Interrupt Service Routine which calls an interrupt handler written in C or assembler. File is not used in C only examples</td>
</tr>
<tr>
<td>makefile</td>
<td>Common for all examples other than changing the EXECUTABLE name and sometimes removing exceptions.s file from the objects list.</td>
</tr>
<tr>
<td>link file</td>
<td>Common for all examples</td>
</tr>
</tbody>
</table>
7.2.1 Example: makefile

# Sample makefile for MPC555 code
# Used with DiabData compiler version 4.3g

OBJS  = main.o exceptions.o

CC    = dcc
AS    = das
LD    = dcc
DUMP  = ddump

COPTS = -tPPC555EH:cross -@E+err.log -g -c -O -Id:\mydoc555\m555r224
AOPTS = -tPPC555EH:cross -@E+err.log -g
LOPTS = -tPPC555EH:cross -@E+err.log -Ws -m2 -lm -1:crt0.o
EXECUTABLE = PIT

.SUFFIXES: .c .s

default: $(EXECUTABLE).elf $(EXECUTABLE).s19

.c.o :
   $(CC) $(COPTS) -o $*.o $<

.s.o :
   $(AS) $(AOPTS) $<

$(EXECUTABLE).elf: makefile $(OBJS)
   $(LD) $(LOPTS) $(OBJS) -o $(EXECUTABLE).elf -Ws etas_evb.lin > $(EXECUTABLE).map
   $(DUMP) -tv $(EXECUTABLE).elf >>$(EXECUTABLE).map

# Generate s record file for flashing
$(EXECUTABLE).s19: $(EXECUTABLE).elf
   $(DUMP) -Rv -o $(EXECUTABLE).s19 $(EXECUTABLE).elf

$(EXECUTABLE).elf $(EXECUTABLE).s19: $(EXECUTABLE).elf
   $(DUMP) -RV -o $(EXECUTABLE).s19 $(EXECUTABLE).elf
7.2.2 Example: link file

/* etas_evb.lin file for MPC555 */
/* Memory locations 0 - 0x2000 are reserved for exception table. */

MEMORY
{
    internal_flash:org = 0x2000, len = 0x5dff0
    internal_ram:org = 0x3f9800, len = 0x67F0
}

SECTIONS
{
    GROUP : {
        .text (TEXT) : {
            *(.text)
            *(.rodata)
            *(.init)
            *(.fini)
            *(.eini)
            . = (.+15) & ~15;
        }
        .sdata2 (TEXT) : {
        }
    } > internal_flash
    GROUP : {
        .data (DATA) LOAD(ADDR(.sdata2)+SIZEOF(.sdata2)) : {} 
        .sdata (DATA) LOAD(ADDR(.sdata2)+SIZEOF(.sdata2)+SIZEOF(.data)) : {} 
        .sbss (BSS) : {} 
        .bss (BSS) : {} 
    } > internal_ram
}

__SP_INIT = ADDR(internal_ram)+SIZEOF(internal_ram);
__SP_END = ADDR(internal_ram);
__DATA_ROM = ADDR(.sdata2)+SIZEOF(.sdata2);
__DATA_RAM = ADDR(.data);
__DATA_END = ADDR(.sdata)+SIZEOF(.data);
__BSS_START = ADDR(.sbss);
__BSS_END = ADDR(.bss)+SIZEOF(.bss);

__HEAP_START = ADDR(.bss)+SIZEOF(.bss);
__HEAP_END = ADDR(internal_ram)+SIZEOF(internal_ram);
7.3 Example

7.3.1 Example 1: Absolute Minimum Interrupt Routine — PIT

**Summary:** This minimal example shows how to initialize and service the periodic interrupt timer (PIT) in the USIU.

**Operation:** Each PIT interrupt increments a counter variable and reloads the PIT counter. If running this program, the variables “counter” and “loopctr” can be put in a watch window of the debugger. The “counter” will show number of PIT interrupts.

There are two limitations in this example:

1. SIVEC[InterruptCode] is not used to determine interrupt source. Instead, the status bit is polled to determine the interrupt source. This technique would not be appropriate for more than a few interrupts.
2. SRR0:1 are not saved and the MSR[RI] bit not changed, therefore the service routine is not recoverable. At least for initial coding, it is recommended to make it as done in subsequent examples.

**Stack Frame:** This interrupt service routine will not use C functions, hence few registers have to be saved. Only registers used in this assembly language routine will be saved. The stack frame layout used in the service routine is shown in **Table 18**.

<table>
<thead>
<tr>
<th>Offset from SP</th>
<th>Register Saved</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>Unused (padding for 8-byte alignment of stack frame)</td>
</tr>
<tr>
<td>16</td>
<td>R5</td>
</tr>
<tr>
<td>12</td>
<td>R4</td>
</tr>
<tr>
<td>8</td>
<td>R3</td>
</tr>
<tr>
<td>4</td>
<td>Condition codes</td>
</tr>
<tr>
<td>0</td>
<td>Back chain (old SP)</td>
</tr>
</tbody>
</table>
7.3.1.1 Example 1: Initialization and Main Routines

```c
#include "mpc555.h"

UINT32 counter = 0 ; // Global for ISR to hold the
UINT32 loopctr = 0 ; // number of PIT interrupts

void init555() // Simple MPC555 Initialization
{
    USIU.SYPCR.R = 0xffffff03; // Disable watchdog timer
    USIU.PLLPRCR.B.MF = 0x009; // Run at 40MHz for 4MHz crystal
        while(USIU.PLLPRCR.B.SPLS == 0); // Wait for PLL to lock
    UIMB.UMCR.B.HSPEED = 0; // Run IMB at full clock speed
}

void initPIT()
{
    USIU.PITC.B.PITC = 1000; // Setup count value.
    USIU.PISRCR.B.PITF = 1; // Freeze enabled to stop PIT
    USIU.PISRCR.B.PTE = 1; // PIT enabled to start counting
        // STEP 2: LEVEL ASSIGNMENT
    USIU.PISRCR.B.PIRQ = 0x80; // Level 0 PIT interrupt
        // STEP 3: ENABLE INTERRUPT
    USIU.PISRCR.B.PIE = 1 ; // Enable PIT interrupt
        // STEP 4: SET APPROPRIATE SIMASK BITS
    USIU.SIMASK.R = 0x40000000;  // Enable level 0; others disabled
}

main()
{
    init555(); // Perform a simple 555 initialization
    initPIT(); // Init PIT to generate interrupts
    asm(" mtspr EIE, r3"); // FINAL STEP: SET MSR[EE] , MSR[RI] BITS
        while(1) // Wait for PIT interrupts
        {
        loopctr++; // Increment loopctr for something to do
        }
    }
```
7.3.1.2 Example 1: Exception Service Routine for Interrupt

```assembly
.name "exceptions.s"
.import counter

.section .abs.00000100
  b_start ; System reset exception, per crt0 file

.section .abs.00000500
  b external_interrupt_exception

.text
external_interrupt_exception:
  .equ PISCR, 0x2fc240 ; Address of register PISCR

; Start prologue:
; STEP 1: SAVE "MACHINE CONTEXT"
; STEP 2: MAKE MSR[RI] RECOVERABLE
; Omit steps 1, 2- new exceptions during routine are irrecoverable

stwu sp, -24 (sp) ; Create stack frame & store backchain
stw r3, 8 (sp) ; Save only gprs used for this exception
stw r4, 12 (sp)
stw r5, 16 (sp)
mfcr r3 ; Save CR
stw r3, 4 (sp) ; All important registers are now saved

lis r4, PISCR@ha ; Load high word of Pointer to PISCR
lhz r3, PISCR@l(r4) ; Load PISCR register value
andi. r5, r3,0x80 ; Check for Interrupt status of the PIT
beq other_interrupt ; If status was not set, check other IRQs

; STEP 4: DETERMINE INTERRUPT SOURCE

sth r3, PISCR@l(r4) ; Negate interrupt request (write a 1)
lis r4, counter@ha ; Load high word of Pointer to counter
lwz r3, counter@l(r4) ; Load counter value to r3
addi r3, r3, 1 ; Increment counter
stw r3, counter@l(r4) ; Write back counter value

; STEP 6: RESTORE Contexts

lwz r3, 4 (sp) ; Restore CR
mtcrf 0xff, r3 ; Mask = 1111 1111, restoring CR fields
lwz r3, 8 (sp)
lwz r4, 12 (sp)
lwz r5, 16 (sp)
addi sp, sp, 24 ; Restore SP, which frees up stack

rfi ; End of Interrupt -- return to program

other_interrupt: ; Insert code for other interrupts
  b Epilog ; Do the epilog of the handler
```

7.3.2 Example 2: ISR Using Assembly Language Only

Summary: This example illustrates a SCI interrupt initialization and an interrupt exception routine done entirely in assembler.

Operation: To keep these examples short, the SCI only receives characters. For the SCI receive interrupt, this data is required to operate:

```c
struct { char* base_pointer;
        int Buffer_size;
        int Current_index;
    } REC_Buf
```

The base_pointer is used as a pointer to the beginning of the buffer for receiving the serial data.

Buffer_size is the size of the buffer. For example, if the buffer has a size of 100 byte, Buffer_size=100. Based on these two values, a buffer is defined, which resides in memory from base_pointer to base_pointer+Buffer_size-1.

Current_index is an internal variable which is the index of the next location for the next character. Current_index must be initialized by the CPU before the first interrupt.

The example assumes that the SCI resides on a unique level, therefore SIVEC directly reports the SCI as interrupt source. The SCI in this example uses level 5.

As receive and transmit of the SCI use the same interrupt level, there must be a decision, whether a receive or a transmit interrupt must be serviced.

“actual_buffer” can be observed in a debugger watch window collecting the received characters.

Stack Frame: The stack frame used is shown below. It is larger now, because of:

The “machine context”, (i.e., SRR0 and SRR1 is saved). This is recommended practice in order to allow the processor to recover from additional exceptions during the interrupt routine.

Additional GPRs are saved. For this example, the only code that will executed is assembler code. By inspecting it, we can identify all the registers needed during the interrupt routine and then save them on the stack.

This stack frame is a more proper example than the bare minimal case in Example 1 because of being able to recover from exceptions during the interrupt routine, see Table 19.

### Table 19 Assembly Code Only Stack Frame

<table>
<thead>
<tr>
<th>Offset from SP</th>
<th>Register Saved</th>
</tr>
</thead>
<tbody>
<tr>
<td>36</td>
<td>R6</td>
</tr>
<tr>
<td>32</td>
<td>R5</td>
</tr>
<tr>
<td>28</td>
<td>R4</td>
</tr>
<tr>
<td>24</td>
<td>R3</td>
</tr>
<tr>
<td>20</td>
<td>CR</td>
</tr>
<tr>
<td>16</td>
<td>SRR1</td>
</tr>
<tr>
<td>12</td>
<td>SRR0</td>
</tr>
<tr>
<td>8</td>
<td>LR – IMPORTANT: Cannot save LR in prior stack frame</td>
</tr>
<tr>
<td>4</td>
<td>Placeholder for LR of function to be called</td>
</tr>
<tr>
<td>0</td>
<td>Back chain (old SP)</td>
</tr>
</tbody>
</table>
#include "mpc555.h"

typedef struct { UINT8* base_pointer;
    UINT32 Buffer_size;
    UINT32 Current_index;
} REC_BUF_TYPE ;

UINT8 actual_buffer[100];
REC_BUF_TYPE Rec_Buf;
UINT32 loopctr = 0 ; // Loop counter for main loop

void init555() // Simple MPC555 Initialization
{
    USIU.SYPCR.R = 0xffffff03; // Disable watchdog timer
    USIU.PLPRCR.B.MF = 0x009; // Run at 40MHz for 4MHz crystal
    while(USIU.PLPRCR.B.SPLS == 0); // Wait for PLL to lock
    UIMB.UMCR.B.HSPEED = 0; // Run IMB at full clock speed
}

void initSci()
{
    // STEP 1: MODULE SPECIFIC INITIALIZATION
    // Initialize the SCI for simple operation
    QSMCM.SCC1R0.B.SC1BR = 40000000/32/9600; // Set baud rate
    QSMCM.SCC1R1.B.TE = 1; // Transmitter enable
    QSMCM.SCC1R1.B.RE = 1; // Receiver enable
    // Initialize buffer variables
    Rec_Buf.Current_index = 0;
    Rec_Buf.Buffer_size = 100;
    Rec_Buf.base_pointer = (UINT8 *)&actual_buffer ;

    // STEP 2: LEVEL ASSIGNMENT
    QSMCM.QDSCI_IL.B.ILDSCI = 5; // define SCIIRQ at level 5

    // STEP 3: ENABLE INTERRUPT
    QSMCM.SCC1R1.B.RIE = 1; // Enable receive interrupts only

    // STEP 4: SET APPROPRIATE SIMASK BITS
    USIU.SIMASK.R = 0x00100000; // Enable level 5; others disabled
}

main()
{
    init555(); // Perform a simple 555 initialization
    initSci();  // Initialize SCI module
    asm(" mtspr EIE, r3"); // FINAL STEP: SET MSR[EE], MSR[RI] BITS
    while(1)
    {
        loopctr++;
    }
}
7.3.2.2 Example 2: Exception Service Routine for Interrupts

.name "exceptions.s"
.import Rec_Buf

.section .abs.00000100
  b _start ; System reset exception, per crt0 file

.section .abs.00000500
  b external_interrupt_exception

.text
external_interrupt_exception:

.equ SIVEC, 0x2fc01c ; Register addresses
.equ SCI_BASE, 0x305000
.equ SCISR, 0x30500c
.equ SC1DR, 0x30500e

; STEP 1:  SAVE "MACHINE CONTEXT"
  stwu sp, -36 (sp) ; Create stack frame and store back chain
  stw r3, 24 (sp) ; Save working register
  mfsrr0 r3 ; Get SRR0
  stw r3, 12 (sp) ; and save SRR0
  mfsrr1 r3 ; Get SRR1
  stw r3, 16 (sp) ; and save SRR1

  mtspr EID, r3 ; Set recoverable bit
; Now debugger breakpoints can be set

; STEP 2: MAKE MSR[RI] RECOVERABLE
  mflr r3 ; Get LR
  stw r3, 8 (sp) ; and save LR
  mfcr r3 ; Get CR
  stw r3, 20 (sp) ; and save CR
  stw r4, 28 (sp) ; Save R4 to R6
  stw r5, 32 (sp)
  stw r6, 36 (sp)

; STEP 3: SAVE OTHER APPROPRIATE CONTEXT
  lis r3, SIVEC@ha ; Load higher 16 bits of SIVEC address
  lbz r3, SIVEC@l (r3) ; Load Interrupt Code byte from SIVEC
; Interrupt Code will be jump table index

  lis r4, IRQ_table@h ; Load interrupt jump table base address
  ori r4, r4, IRQ_table@l
  add r4, r3, r4 ; Add index to table base address
  mtlr r4 ; Load result address to link register

; STEP 5: BRANCH TO INTERRUPT HANDLER
  blrl ; Jump to Execution Routine (subroutine)
; (After returning here, restore context)

; STEP 6: RESTORE CONTEXT
  lwz r4, 28 (sp) ; Restore gprs except R3
  lwz r5, 32 (sp)
  lwz r6, 36 (sp)
  lwz r3, 28 (sp) ; Get CR
  mtcrf 0xff, r3 ; and restore CR
  lwz r3, 20 (sp) ; Get LR
  mtlr r3 ; and restore LR
  mtspr NRI, r3 ; Clear recoverable bit, MSR[RI]
; Note: breakpoints CANNOT be set
; from now thru the rfi instruction
  lwz r3, 12 (sp) ; Get SRR0 from stack
  mtss rr0 r3 ; and restore SRR0
lwz    r3,  16 (sp) ; Get SRR1 from stack
mtsr1  r3 ; and restore SRR1
lwz    r3,  24 (sp) ; Restore R3
addi   sp,  sp,  36 ; Restore stack
        ; STEP 7:  RETURN TO PROGRAM
rfi ; End of Interrupt

; Branch table for the different SIVEC Interrupt Code values:

IRQ_table:  ; Branch forever if routine is not written
    irq_0:  b irq_0
    level_0:  b level_0
    irq_1:  b irq_1
    level_1:  b level_1
    irq_2:  b irq_2
    level_2:  b level_2
    irq_3:  b irq_3
    level_3:  b level_3
    irq_4:  b irq_4
    level_4:  b level_4
    irq_5:  b irq_5
        b SCI_Int ; Branch to SCI assembler routine
    irq_6:  b irq_6
    level_6:  b level_6
    irq_7:  b irq_7
    level_7:  b level_7

; SCI interrupt service routine

SCI_Int:
    lis    r3, SCI_BASE@ha ; Load upper 16 bits of pointer to SCI
    lhz    r4, SCISR@l (r3) ; Read status register
    andi, r4, r4, 0x40 ; Test RDRF bit
    beq SCI_transmit_int ; If RDRF not set, IRQ is a transmit
        ; Service receive IRQ:
            lhz    r4, SCIDR@l (r3) ; Read data from SCI,  
                which automatically clears RDRF
            lis    r3, Rec_Buf@h ; Store data in buffer
            ori    r3, r3, Rec_Buf@l
            lwz    r5, 0 (r3) ; Prepare pointer to the buffer descriptor
            lwz    r6, 8 (r3) ; Load buffer pointer from buf. descriptor
            stbx   r4, r6, r5 ; Put data into buffer
            addi   r6, r6, 1 ; Update index
            lwz    r5, 4 (r3) ; Get buffer size
            cmp    r5, r6
            bne receive_buffer_not_full ; End of buffer reached, due to
                ; ringbuffer start at offset 0 again
                ; Get '0'
            li     r6, 0 ; Get '0'
        receive_buffer_not_full:
            stw     r6, 8 (r3) ; Store current index
        SCI_transmit_int: ; (TX interrupt not implemented)
            blr ; Finished, return to main IRQ handler
7.3.3 Example 3: ISR Using Assembly and C

Summary: This example does the same SCI function as Example 2, but uses C for the interrupt handler instead of assembler.

Operation: Operation is the same as in example 2, except that the SCI handler is in main.c instead of exceptions.s file.

Stack Frame: Because the interrupt service routine calls a C function, more registers need to be saved on the stack than in example 2. The stack frame used for this example is shown in Table 20. (There is an unused entry in the stack. The EABI specification requires the stack to be 8-byte aligned, therefore every stack frame should allocate the stack in increments of eight bytes).

Table 20 Assembly and C Stack Frame

<table>
<thead>
<tr>
<th>Offset from SP</th>
<th>Register Saved</th>
</tr>
</thead>
<tbody>
<tr>
<td>76</td>
<td>unused (padding)</td>
</tr>
<tr>
<td>72</td>
<td>R12</td>
</tr>
<tr>
<td>68</td>
<td>R11</td>
</tr>
<tr>
<td>64</td>
<td>R10</td>
</tr>
<tr>
<td>60</td>
<td>R9</td>
</tr>
<tr>
<td>56</td>
<td>R8</td>
</tr>
<tr>
<td>52</td>
<td>R7</td>
</tr>
<tr>
<td>48</td>
<td>R6</td>
</tr>
<tr>
<td>44</td>
<td>R5</td>
</tr>
<tr>
<td>40</td>
<td>R4</td>
</tr>
<tr>
<td>36</td>
<td>R3</td>
</tr>
<tr>
<td>32</td>
<td>R0</td>
</tr>
<tr>
<td>28</td>
<td>CR</td>
</tr>
<tr>
<td>24</td>
<td>CTR</td>
</tr>
<tr>
<td>20</td>
<td>XER</td>
</tr>
<tr>
<td>16</td>
<td>SRR1</td>
</tr>
<tr>
<td>12</td>
<td>SRR0</td>
</tr>
<tr>
<td>8</td>
<td>LR – IMPORTANT: Cannot save LR in prior stack frame</td>
</tr>
<tr>
<td>4</td>
<td>Placeholder for LR of function to be called</td>
</tr>
<tr>
<td>0</td>
<td>Back chain (old SP)</td>
</tr>
</tbody>
</table>
Example 3: main.c Code With Initialization and SCI Interrupt Routine Called from Interrupt Handler

```c
#include "mpc555.h"

typedef struct{ UINT8* base_pointer;
    UINT32 Buffer_size;
    UINT32 Current_index;
} REC_BUF_TYPE;

UINT8 actual_buffer[100];
REC_BUF_TYPE Rec_Buf;
UINT32 loopctr = 0; // Loop counter for main loop

void init555() // Simple MPC555 Initialization
{
    USIU.SYPCR.R = 0xffffff03; // Disable watchdog timer
    USIU.PLLCRB.R.MF = 0x009; // Run at 40MHz for 4MHz crystal
    while((USIU.PLLCRB.R.SPLS == 0)); // Wait for PLL to lock
    UIMB.UMCR.R.BSPED = 0; // Run IMB at full clock speed
}

void initSci()
{
    // STEP 1: MODULE SPECIFIC INITIALIZATION
    // Initialize SCI for simple operation
    QSMCM.SCC1R0.R.SC1BR = 40000000/32/9600; // Set baud rate
    QSMCM.SCC1R1.R.TE = 1; // Transmitter enable
    QSMCM.SCC1R1.R.RE = 1; // Receiver enable
    // Initialize buffer variables
    Rec_Buf.Current_index = 0;
    Rec_Buf.Buffer_size = 100;
    Rec_Buf.base_pointer = (UINT8 *)&actual_buffer;
    // STEP 2: LEVEL ASSIGNMENT
    QSMCM.QDSCI_IL.R.IILSCL = 5; // define SCIIRQ at level 5
    // STEP 3: ENABLE INTERRUPT
    QSMCM.SCC1R1.R.RIE = 1; // Enable receive interrupts only
    // STEP 4: SET APPROPRIATE SIMASK BITS
    USIU.SIMASK.R = 0x00100000; // Enable level 5; others disabled
}

main()
{
    init555(); // Perform a simple 555 initialization
    initSci(); // Initialize SCI module
    asm("mtspr EIE, r3"); // FINAL STEP: SET MSR[EE], MSR[RI] BITS
    while(1)
    {
        loopctr++;
    }
}

void SCI_Int (void)
{
    if (QSMCM.SCC1R0.R.RDF == 1) // Handle the receive interrupt
    {
        Rec_Buf.base_pointer[Rec_Buf.Current_index++] = QSMCM.SCC1DR.R;
        if (Rec_Buf.Current_index == Rec_Buf.Buffer_size)
            Rec_Buf.Current_index = 0;
    }
    else
    { // TX interrupt not implemented.
    }
}
```
7.3.3.2 Example 3: exceptions.s File

.name "exceptions.s"

.section .abs.00000100
  b _start ; System reset exception, per crt0 file

.section .abs.00000500
  b external_interrupt_exception

.text

external_interrupt_exception:

 .equ SIVEC, 0x2fc01c ;Register address

 stwu sp, -80(sp) ; Create stack frame and store back chain
 stw r3, 36 (sp) ; Save working register
 mferr0 r3 ; Get SRR0
 stw r3, 12 (sp) ; and save SRR0
 mferr1 r3 ; Get SRR1
 stw r3, 16 (sp) ; and save SRR1

 mtspr EID, r3 ; STEP 1: SAVE "MACHINE CONTEXT"

; Now debugger breakpoints can be set

 mfldr r3 ; STEP 2: MAKE MSR[RI] RECOVERABLE

 stw r3, 8 (sp) ; Get LR
 stw r3, 20 (sp) ; and save LR
 mfker r3 ; Get XER
 stw r3, 24 (sp) ; and save XER
 mfkspr r3, CTR ; Get CTR
 stw r3, 28 (sp) ; and save CTR
 mfcr r3 ; Get CR
 stw r0, 32 (sp) ; and save CR
 stw r4, 40 (sp) ; Save R4 to R12
 stw r5, 44 (sp)
 stw r6, 48 (sp)
 stw r7, 52 (sp)
 stw r8, 56 (sp)
 stw r9, 60 (sp)
 stw r10, 64 (sp)
 stw r11, 68 (sp)
 stw r12, 72 (sp)

 lis r3, SIVEC@ha ;Load higher 16 bits of SIVEC address
 lbz r3, SIVEC@l (r3) ;Load Interrupt Code byte from SIVEC

 lis r4, IRQ_table@h ;Interrupt Code will be jump tableindex
 li r4, r4, IRQ_table@l
 add r4, r3, r4 ;Add index to table base address
 mtlr r4 ;Load result address to link register

 blrl ;STEP 5: BRANCH TO INTERRUPT HANDLER

 lwz r0, 32 (sp) ;Jump to Execution Routine (subroutine)
 lwz r4, 40 (sp) ;(After returning here, restore context)
 lwz r5, 44 (sp)

 ;STEP 6: RESTORE CONTEXT

 Restore gprs except R3
lwz r6, 48 (sp)       ; Get XER
lwz r7, 52 (sp)       ; and restore XER
lwz r8, 56 (sp)       ; Get CTR
lwz r9, 60 (sp)       ; and restore CTR
lwz r10, 64 (sp)      ; Get CR
lwz r11, 68 (sp)      ; and restore CR
lwz r12, 72 (sp)      ; Get LR
lwz r3, 20 (sp)       ; and restore LR
          mtxer r3  ; Clear recoverable bit, MSR[R1]
          mtctr r3
lwz r3, 24 (sp)       ; Now breakpoints CANNOT be set thru rfi
lwz r3, 28 (sp)       ; Get SR0 from stack
lwz r3, 32 (sp)       ; and restore SR0
lwz r3, 36 (sp)       ; Get SR1 from stack
lwz r3, 40 (sp)       ; and restore SR1
lwz r3, 44 (sp)       ; Restore R3
lwz r3, 48 (sp)       ; Clean up stack
lwz r3, 52 (sp)       ; STEP 7: Return to Program
lwz r3, 56 (sp)       ; End of Interrupt
lwz r3, 60 (sp)
lwz r3, 64 (sp)
lwz r3, 68 (sp)
addi sp, sp, 80

; Branch table for the different SIVEC Interrupt Code values:

IRQ_table:              ; Branch forever if routine is not written
    irq_0: b irq_0
    level_0: b level_0
    irq_1: b irq_1
    level_1: b level_1
    irq_2: b irq_2
    level_2: b level_2
    irq_3: b irq_3
    level_3: b level_3
    irq_4: b irq_4
    level_4: b level_4
    irq_5: b irq_5
    SCI: b SCI_Int
    level_6: b level_6
    irq_6: b irq_6
    level_7: b level_7
    irq_7: b irq_7
    level_8: b level_8
7.3.4 Example 4: ISR Using C Only – One Interrupt Source

**Summary:** This example shows how to implement an interrupt exception entirely in C.

**Operation:** This differs mainly from Example 3 in that no assembly language is used other than macros in a C function. Also, only a simple check of one interrupt source is done by the interrupt service.

The files used are:

main.c: adds “Ext_ISR” function as the interrupt handler

exceptions.s: not used in this example! Context save/restore and interrupt and level testing done in C.

makefile: Added the Diab compiler option switch –Xnested-interrupts

link file: used etas_evb.lin as in other examples

Using C to write complete interrupt service routines is compiler dependent. How it is done, if at all, may differ among compiler vendors. In addition, implementations using C++ can differ from C implementation within a compiler vendor. This example was done using the Diab Data compiler.

**Stack Frame:** Using the pragma statements and –Xnested-interrupt compiler option, the same registers were saved on the stack as in example 3. Hence the stack size was the same.
7.3.4.1 Example 4: main.c Code

```c
#include "mpc555.h"

typedef struct{
    UINT8* base_pointer;
    UINT32 Buffer_size;
    UINT32 Current_index;
} REC_BUF_TYPE;

UINT8 actual_buffer[100];
REC_BUF_TYPE Rec_Buf;
UINT32 loopctr = 0; // Loop counter for main loop

void init555() // Simple MPC555 Initialization
{
    USIU.SYPCR.R = 0xffffff03; // Disable watchdog timer
    USIU.PLPRCR.B.MF = 0x009; // Run at 40MHz for 4MHz crystal
    while(USIU.PLPRCR.B.SPLS == 0); // Wait for PLL to lock
    UIMB.UMCR.B.HSPEED = 0; // Run IMB at full clock speed
}

void initSci()
{
    // STEP 1: MODULE SPECIFIC INITIALIZATION
    // Initialize SCI for simple operation
    QSMCM.SCC1R0.B.SC1BR = 40000000/32/9600; // Set baud rate
    QSMCM.SCC1R1.B.TE = 1; // Transmitter enable
    QSMCM.SCC1R1.B.RE = 1; // Receiver enable
    // Initialize buffer variables
    Rec_Buf.Current_index = 0;
    Rec_Buf.Buffer_size = 100;
    Rec_Buf.base_pointer = (UINT8 *)&actual_buffer;
    // STEP 2: LEVEL ASSIGNMENT
    QSMCM.QDSCI_IL.B.ILDSCI = 5; // define SCIIRQ at level 5
    // STEP 3: ENABLE INTERRUPT
    QSMCM.SCC1R1.B.RIE = 1; // Enable receive interrupts only
    // STEP 4: SET APPROPRIATE SIMASK BITS
    USIU.SIMASK.R = 0x00100000; // Enable level 5; others disabled
}

main()
{
    init555(); // Perform a simple 555 initialization
    initSci(); // Initialize SCI module
    asm(" mtspr EIE, r3"); // FINAL STEP: SET MSR[EE], MSR[RI] BITS
    while(1) // Wait for SCI interrupts
    {
        loopctr++;
    }
}

void SCI_Int (void)
{
    if (QSMCM.SC1ISR.B.RDRF == 1) // Handle the receive interrupt
    {
        Rec_Buf.base_pointer[Rec_Buf.Current_index++] = QSMCM.SC1DR.R;
        if ([Rec_Buf.Current_index == Rec_Buf.Buffer_size]
            Rec_Buf.Current_index = 0;
    }
    else
    {
    } // TX interrupt not implemented.
}

#pragma interrupt Ext_Isr
#pragma section IrgSect RX address=0x500
#pragma use_section IrgSect Ext_Isr
```
void Ext_Isr()
{
#define LEVEL5 0x00100000

    asm (" mtspr EID, r0 ");  // Set MSR.RI - now recoverable
    if (USIU.SIPEND.R&LEVEL5) // Check if IRQ is level 5
    {
        SCI_Int();            // Call SCI C interrupt handler
    }
    else
    {
        // Just return
    }
    asm (" mtspr NRI, r0 ");  // Clear MSR.RI - now irrecoverable
}
7.3.5 Example 5: ISR Using C Only – General Case

Summary: This is a more general case interrupt exception implemented entirely in C for the same SCI function as in prior examples.

Operation: Ext_Isr function now tests for each of the 16 possible interrupt sources. As in prior examples, there is only one interrupt source implemented.

Remember, unless using exception table relocation (ETRE = 1), the Ext_Isr must be less than 256 bytes long because another exception vector starts again.

Stack Frame: This particular example saves additional registers, namely the rest of the gprs except gpr2 and gpr13. (These are small data anchors defined in the EABI). Hence this stack frame size is 152 bytes.
7.3.5.1 Example 5: main.c Code

#include "mpc555.h"

typedef struct{ UINT8* base_pointer;
    UINT32 Buffer_size;
    UINT32 Current_index;
} REC_BUF_TYPE;

UINT8 actual_buffer[100];
REC_BUF_TYPE Rec_Buf;
UINT32 loopctr = 0;  // Loop counter for main loop

void init555() // Simple MPC555 Initialization
{
    USIU.SYPCR.R = 0xffffff03;  // Disable watchdog timer
    USIU.PLPRCR.B.MF = 0x009;  // Run at 40MHz for 4MHz crystal
    while(USIU.PLPRCR.B.SPLS == 0); // Wait for PLL to lock
    UIMB.UMCR.B.HSPEED = 0; // Run IMB at full clock speed
}

void initSci()
{
    // STEP 1: MODULE SPECIFIC INITIALIZATION
    // Initialize SCI for simple operation
    QSMCM.SCC1R0.B.SC1BR = 40000000/32/9600; // Set baud rate
    QSMCM.SCC1R1.B.TE = 1; // Transmitter enable
    QSMCM.SCC1R1.B.RK = 1; // Receiver enable
    // Initialize buffer variables
    Rec_Buf.Current_index =0;
    Rec_Buf.Buffer_size = 100;
    Rec_Buf.base_pointer = (UINT8 *)&actual_buffer;

    // STEP 2: LEVEL ASSIGNMENT
    QSMCM.QDSCI_IL.B.ILDSCI = 5; // define SCIIRQ at level 5

    // STEP 3: ENABLE INTERRUPT
    QSMCM.SCC1R1.B.RIE = 1; // Enable receive interrupts only

    // STEP 4: SET APPROPRIATE SIMASK BITS
    USIU.SIMASK.R = 0x00100000; // Enable level 5; others disabled
}

main()
{
    init555(); // Perform a simple 555 initialization
    initSci(); // Initialize SCI module
    asm(" mtspr EIE, r3"); // FINAL STEP: SET MSR[EE], MSR[RI] BITS
    while(1) // Wait for SCI interrupts
    {
        loopctr++;
    }

    void SCI_Int (void)
    {
        if (QSMCM.SCISR.B.RDRF == 1)
            // Handle the receive interrupt
            Rec_Buf.base_pointer[Rec_Buf.Current_index++]= QSMCM.SC1DR.R;
        else
            // TX interrupt not implemented.
        {
        }
    }

#pragma interrupt Ext_Isr
#pragma section IrqSect RX address=0x500
#pragma use_section IrqSect Ext_Isr
void Ext_Isr()
{
#define IRQ0 0x80000000
#define LEVEL0 0x40000000
#define IRQ1 0x20000000
#define LEVEL1 0x10000000
#define IRQ2 0x08000000
#define LEVEL2 0x04000000
#define IRQ3 0x02000000
#define LEVEL3 0x01000000
#define IRQ4 0x00800000
#define LEVEL4 0x00400000
#define IRQ5 0x00200000
#define LEVEL5 0x00100000
#define IRQ6 0x00080000
#define LEVEL6 0x00040000
#define IRQ7 0x00020000
#define LEVEL7 0x00010000

    UINT32 int_value = 0 ; // Start with null value
    asm (" mtspr EID, r0 ");  // Set MSR.RI - now recoverable
    int_value = USIU.SIPEND.R ; // Get SIPEND Value
    while (int_value != 0) //Loop until all ints handled
    {
        if (int_value&IRQ0)
        {
            int_value &= ~IRQ0 ;
        }
        else if (int_value&LEVEL0)
        {
            int_value &= ~LEVEL0 ;
        }
        else if (int_value&IRQ1)
        {
            int_value &= ~IRQ1 ;
        }
        else if (int_value&LEVEL1)
        {
            int_value &= ~LEVEL1 ;
        }
        else if (int_value&IRQ2)
        {
            int_value &= ~IRQ2 ;
        }
        else if (int_value&LEVEL2)
        {
            int_value &= ~LEVEL2 ;
        }
        else if (int_value&IRQ3)
        {
            int_value &= ~IRQ3 ;
        }
        else if (int_value&LEVEL3)
        {
            int_value &= ~LEVEL3 ;
        }
        else if (int_value&IRQ4)
        {
            int_value &= ~IRQ4 ;
        }
        else if (int_value&LEVEL4)
        {
            int_value &= ~LEVEL4 ;
        }
        else if (int_value&IRQ5)
        {
            int_value &= ~IRQ5 ;
        }
else if (int_value&LEVEL5)
    {
        SCI_Int(); // Call SCI C interrupt handler
        int_value &= ~LEVEL5;
    }
else if (int_value&IRQ6)
    {
        int_value &= ~IRQ6;
    }
else if (int_value&LEVEL6)
    {
        int_value &= ~LEVEL6;
    }
else if (int_value&IRQ7)
    {
        int_value &= ~IRQ7;
    }
else if (int_value&LEVEL7)
    {
        int_value &= ~LEVEL7;
    }
else
    {
        // ERROR STATE
    }
asm("mtspr NRI, r0"); // Clear MSR.RI - now irrecoverable
7.3.6 Example 6: ISR with Nested Interrupts

Summary: This example discusses how to nest interrupts, (i.e., allow a break in an interrupt service) routine to service another typically higher priority interrupt. This is conceptual only -- it lists the steps rather than providing a complete implementation.

Issues:

1. Set MSR[EE] in exception routine to allow additional interrupts.
2. Mask lower priority interrupts (usually desirable)

Interrupt Service Routine Steps for Nested Interrupts

The steps below are similar to examples so far, and illustrate ONE approach to nesting interrupts. Variations from previously used sequence are in *italics*. Depending on the application, the user may want to change the sequence.

1. Save “Machine Context” of SRR0:1
2. Set MSR[RI]
3. **Mask lower priority interrupts.**
   Interrupt sources are mask in the SIMASK register. An example procedure would be:
   - Save SIMASK on the stack
   - Find the highest priority pending interrupt (use the cntlw instruction on the SIPEND register to count zeroes before the first “1”)
   - Clear the lower priority bits in SIMASK, if any
4. **Set MSR[EE].**
   Instead of writing to the EID special purpose register, write to the EIE register instead. This automatically sets the EE and RI bits in the MSR.
5. Save “other context”
6. Determine interrupt source
7. Branch to interrupt handler
8. **Disable MSR[EE].**
   Write to the EID special purpose register, which sets EE=0, and RI=1
9. **Undo masking of lower priority interrupts.**
   Restore SIMASK from the stack.
10. Restore contexts and clear MSR[RI] appropriately
11. Return to main program
8 Conclusion

Although this document mainly concentrates on explaining how interrupts work on the MPC555, additional conclusions can be made. An important system design issue is proper planning of not only mapping interrupts but deciding what needs to be saved in a context switch. When measuring system performance, the overhead associated with different contexts can vary dramatically.

Table 21 illustrates interrupt service routine overhead in terms of number of instructions based on examples in the document and extrapolations for additional registers.

Table 21 Overhead Summary: Number of Instructions for Different ISRs

<table>
<thead>
<tr>
<th>ISR Step</th>
<th>Assembly Routines Only</th>
<th>Assembly and C Routines</th>
<th>ISR Saves all GPRs</th>
<th>ISR Saves all GPRs and FPRs</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Example 2</td>
<td>Example 3</td>
<td>Example 3 + 20 other gprs (r2, r13:31) saved/ restored</td>
<td>Example 3 + 20 other gprs, all 31 fprs, fpscr saved/ restored</td>
</tr>
<tr>
<td>1. Save Machine Context, SRR0:1</td>
<td>6</td>
<td>6</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>2. Set MSR[RI]</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>3. Save Other Context</td>
<td>7</td>
<td>18</td>
<td>38</td>
<td>72</td>
</tr>
<tr>
<td>4. Determine Interrupt Source</td>
<td>6</td>
<td>6</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>5. Branch to Interrupt Handler</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>6. Restore Context</td>
<td>14</td>
<td>25</td>
<td>45</td>
<td>79</td>
</tr>
<tr>
<td>7. Return to Program</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>Total Number of Instructions</strong></td>
<td><strong>37</strong></td>
<td><strong>49</strong></td>
<td><strong>89</strong></td>
<td><strong>157</strong></td>
</tr>
</tbody>
</table>
## Appendix A  Table of Potential Interrupt Sources

Table 22 — Table 27 define all the possible interrupt sources and their corresponding level and the local registers to define them. Please refer to the MPC555 User’s Manual (MPC555UM/AD) for detailed descriptions.

### Table 22 USIU Internal Module Interrupt Sources

<table>
<thead>
<tr>
<th>Source</th>
<th>Level Setting</th>
<th>Enable Control</th>
<th>Status Decoding</th>
<th>Function Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>External IRQ0</td>
<td>Fixed and non-maskable</td>
<td>SIMASK[IRM0]</td>
<td>SIPEND[IRQ0]</td>
<td>It is impossible to disable the IRQ0 input from causing a non-maskable interrupt on vector 0xn100. It can still be decoded within an external interrupt handler.</td>
</tr>
<tr>
<td>External IRQ1</td>
<td>Fixed</td>
<td>SIMASK[IRM1]</td>
<td>SIPEND[IRQ1]</td>
<td>External IRQ1 interrupt which is either falling edge or level 0 active</td>
</tr>
<tr>
<td>External IRQ2</td>
<td>Fixed</td>
<td>SIMASK[IRM2]</td>
<td>SIPEND[IRQ2]</td>
<td>External IRQ2 interrupt which is either falling edge or level 0 active</td>
</tr>
<tr>
<td>External IRQ3</td>
<td>Fixed</td>
<td>SIMASK[IRM3]</td>
<td>SIPEND[IRQ3]</td>
<td>External IRQ3 interrupt which is either falling edge or level 0 active</td>
</tr>
<tr>
<td>External IRQ4</td>
<td>Fixed</td>
<td>SIMASK[IRM4]</td>
<td>SIPEND[IRQ4]</td>
<td>External IRQ4 interrupt which is either falling edge or level 0 active</td>
</tr>
<tr>
<td>External IRQ5</td>
<td>Fixed</td>
<td>SIMASK[IRM5]</td>
<td>SIPEND[IRQ5]</td>
<td>External IRQ5 interrupt which is either falling edge or level 0 active</td>
</tr>
<tr>
<td>External IRQ6</td>
<td>Fixed</td>
<td>SIMASK[IRM6]</td>
<td>SIPEND[IRQ6]</td>
<td>External IRQ6 interrupt which is either falling edge or level 0 active</td>
</tr>
<tr>
<td>External IRQ7</td>
<td>Fixed</td>
<td>SIMASK[IRM7]</td>
<td>SIPEND[IRQ7]</td>
<td>External IRQ7 interrupt which is either falling edge or level 0 active</td>
</tr>
<tr>
<td>REFA</td>
<td>TBSCR[TBIRQ]</td>
<td>TBSCR[REF-AE]</td>
<td>TBSCR[REFA]</td>
<td>Time base counter value is equal to the value in Time base reference register 0</td>
</tr>
<tr>
<td>REFB</td>
<td>TBSCR[TBIRQ]</td>
<td>TBSCR[REFBE]</td>
<td>TBSCR[REFB]</td>
<td>Time base counter value is equal to the value in Time base reference register 1</td>
</tr>
<tr>
<td>SEC</td>
<td>RTCSC[RTCIRQ]</td>
<td>RTCSC[SIE]</td>
<td>RTCSC[SEC]</td>
<td>Alarm interrupt for Real time clock module when RTC count equals the value in RTCAL.</td>
</tr>
<tr>
<td>ALR</td>
<td>RTCSC[RTCIRQ]</td>
<td>RTCSC[ALE]</td>
<td>RTCSC[ALR]</td>
<td>Once per second interrupt for Real time clock module</td>
</tr>
<tr>
<td>PITIRQ</td>
<td>PISCR[PIRQ]</td>
<td>PISCR[PIE]</td>
<td>PISCR[PS]</td>
<td>Periodic interrupt timer module 16-bit counter has reached 0 interrupt.</td>
</tr>
<tr>
<td>COLIE</td>
<td>COLIR[COLIRQ]</td>
<td>COLIR[COLIE]</td>
<td>COLIR[COLIS]</td>
<td>Change in lock status of PLL interrupt from locked to unlocked or vice-versa.</td>
</tr>
</tbody>
</table>
### Table 23 MIOS1 Interrupt Sources

<table>
<thead>
<tr>
<th>Source(s)</th>
<th>Level Setting</th>
<th>Enable Control</th>
<th>Status Decoding</th>
<th>Function Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPWM0:3</td>
<td>MIOS1LVL0[LVL,TM]</td>
<td>MIOS1ER0[EN0:3]</td>
<td>MIOS1SR0[FLG0:3]</td>
<td>PWM sub-module interrupts with a number of possible reasons</td>
</tr>
<tr>
<td>MMC6</td>
<td>MIOS1ER0[EN6]</td>
<td>MIOS1SR0[FLG6]</td>
<td></td>
<td>Modulus counter sub-module interrupts on overflow</td>
</tr>
<tr>
<td>MDA11:15</td>
<td>MIOS1ER0[EN11:15]</td>
<td>MIOS1SR0[FLG11:15]</td>
<td></td>
<td>Modulus counter sub-module interrupts with a number of possible reasons</td>
</tr>
<tr>
<td>MPWM16:19</td>
<td>MIOS1ER1[EN16:19]</td>
<td>MIOS1SR1[FLG16:19]</td>
<td></td>
<td>PWM sub-module interrupts with a number of possible reasons</td>
</tr>
<tr>
<td>MMC22</td>
<td>MIOS1ER1[EN22]</td>
<td>MIOS1SR1[FLG22]</td>
<td></td>
<td>Modulus counter sub-module interrupts on overflow</td>
</tr>
<tr>
<td>MDA27:31</td>
<td>MIOS1ER1[EN27:31]</td>
<td>MIOS1SR1[FLG27:31]</td>
<td></td>
<td>DASM sub-module interrupts with a number of possible reasons</td>
</tr>
</tbody>
</table>

### Table 24 QADC64 A and B Interrupt Sources

<table>
<thead>
<tr>
<th>Source</th>
<th>Level Setting</th>
<th>Enable Control</th>
<th>Status Decoding</th>
<th>Function Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIE1_A</td>
<td>QADC64INT_A[IRL1]</td>
<td>QACR1_A[CIE1]</td>
<td>QASR0_A[CF1]</td>
<td>Queue 1 scan completion flag</td>
</tr>
<tr>
<td>PIE1_A</td>
<td>QACR1_A[PIE1]</td>
<td>QASR0_A[PF1]</td>
<td></td>
<td>Queue 1 has reached a pause command flag</td>
</tr>
<tr>
<td>PIE2_A</td>
<td>QACR2_A[PIE2]</td>
<td>QASR0_A[PF2]</td>
<td></td>
<td>Queue 2 has reached a pause command flag</td>
</tr>
<tr>
<td>CIE1_B</td>
<td>QADC64INT_B[IRL1]</td>
<td>QACR1_B[CIE1]</td>
<td>QASR0_B[CF1]</td>
<td>Queue 1 scan completion flag</td>
</tr>
<tr>
<td>PIE1_B</td>
<td>QACR1_B[PIE1]</td>
<td>QASR0_B[PF1]</td>
<td></td>
<td>Queue 1 has reached a pause command flag</td>
</tr>
<tr>
<td>PIE2_B</td>
<td>QACR2_B[PIE2]</td>
<td>QASR0_B[PF2]</td>
<td></td>
<td>Queue 2 has reached a pause command flag</td>
</tr>
</tbody>
</table>

### Table 25 TPU3 A and B Interrupt Sources

<table>
<thead>
<tr>
<th>Source</th>
<th>Level Setting</th>
<th>Enable Control</th>
<th>Status Decoding</th>
<th>Function Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>CH[0:15]_A</td>
<td>TICR_A[CIRL,ILBS]</td>
<td>CIER_A[CH0:15]</td>
<td>CISR_A[CH0:15]</td>
<td>TPU interrupt per channel, activation depends on the function used for that particular channel.</td>
</tr>
<tr>
<td>CH[0:15]_B</td>
<td>TICR_B[CIRL,ILBS]</td>
<td>CIER_B[CH0:15]</td>
<td>CISR_B[CH0:15]</td>
<td>TPU interrupt per channel, activation depends on the function used for that particular channel.</td>
</tr>
</tbody>
</table>
Table 26 TouCAN A and B Interrupt Sources

<table>
<thead>
<tr>
<th>Source(s)</th>
<th>Level Setting</th>
<th>Enable Control</th>
<th>Status Decoding</th>
<th>Function Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMBUF0:15_ A</td>
<td></td>
<td>IMASK_A[0:15]</td>
<td>IFLAG_A[0:15]</td>
<td>Interrupt pre message buffer that designates that a transmission or reception was successful.</td>
</tr>
<tr>
<td>IBOFF_A</td>
<td></td>
<td>CANCTRL0_A</td>
<td>ESTAT_A[BOFFINT]</td>
<td>TouCAN module has entered the bus off state.</td>
</tr>
<tr>
<td>IERROR_A</td>
<td>CANICR_A[IRL,ILBS]</td>
<td>CANCTRL0_A</td>
<td>ESTAT_A[ERRINT]</td>
<td>Toucan detects an transmit or receive error. Other bits in the ESTAT register give further information on the error type.</td>
</tr>
<tr>
<td>IWAKE_A</td>
<td></td>
<td>TCNMCR_A</td>
<td>ESTAT_A[WAKEINT]</td>
<td>Transition on CAN bus has caused the TouCAN module to wake-up</td>
</tr>
<tr>
<td>IMBUF0:15_ B</td>
<td></td>
<td>IMASK_B[0:15]</td>
<td>IFLAG_B[0:15]</td>
<td>Interrupt pre message buffer that designates that a transmission or reception was successful.</td>
</tr>
<tr>
<td>IBOFF_B</td>
<td>CANICR_B[IRL,ILBS]</td>
<td>CANCTRL0_B</td>
<td>ESTAT_B[BOFFINT]</td>
<td>TouCAN module has entered the bus off state.</td>
</tr>
<tr>
<td>IERROR_B</td>
<td>CANCTRL0_B</td>
<td>ESTAT_B[ERRINT]</td>
<td></td>
<td>Toucan detects an transmit or receive error. Other bits in the ESTAT register give further information on the error type.</td>
</tr>
<tr>
<td>IWAKE_B</td>
<td>TCNMCR_B</td>
<td>ESTAT_B[WAKEINT]</td>
<td></td>
<td>Transition on CAN bus has caused the TouCAN module to wake-up</td>
</tr>
</tbody>
</table>
Table 27 QSMCM Interrupt Sources

<table>
<thead>
<tr>
<th>Source</th>
<th>Level Setting</th>
<th>Enable Control</th>
<th>Status Decoding</th>
<th>Function Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPIF</td>
<td>QSPI_IL[ILQSPI]</td>
<td>SPCR2[SPIFIE]</td>
<td>SPSR[SPIF]</td>
<td>SPI has reached the end of queue marker</td>
</tr>
<tr>
<td>MODF</td>
<td>QSPI_IL[ILQSPI]</td>
<td>SPCR3[HMIE]</td>
<td>SPSR[MODF]</td>
<td>SPI mode fault flag due to SS being asserted by external device when in master mode.</td>
</tr>
<tr>
<td>TI1</td>
<td>SCC1R1[TIE]</td>
<td>SC1SR[TDRE]</td>
<td></td>
<td>Transmit data register is empty interrupt. Signal that more data can be setup to be sent.</td>
</tr>
<tr>
<td>TCI1</td>
<td>SCC1R1[TCIE]</td>
<td>SC1SR[TC]</td>
<td></td>
<td>Transmit complete interrupt (when the final serial bit is shifted out)</td>
</tr>
<tr>
<td>RI1</td>
<td>SCC1R1[RIE]</td>
<td>SC1SR[RDRF]</td>
<td></td>
<td>Receive data register full interrupt. Thus data ready to be read, receive errors are also set at this point but do not cause an interrupt</td>
</tr>
<tr>
<td>ILI1</td>
<td>SCC1R1[ILIE]</td>
<td>SC1SR[IDLE]</td>
<td></td>
<td>Idle line (short or long) is detected</td>
</tr>
<tr>
<td>TI2</td>
<td>QDSCI_IL[ILSCI1]</td>
<td>SCC2R1[TIE]</td>
<td>SC2SR[TDRE]</td>
<td>Transmit data register is empty interrupt. Signal that more data can be setup to be sent.</td>
</tr>
<tr>
<td>TCI2</td>
<td>SCC2R1[TCIE]</td>
<td>SC2SR[TC]</td>
<td></td>
<td>Transmit complete interrupt (when the final serial bit is shifted out)</td>
</tr>
<tr>
<td>RI2</td>
<td>SCC2R1[RIE]</td>
<td>SC2SR[RDRF]</td>
<td></td>
<td>Receive data register full interrupt. Thus data ready to be read, receive errors are also set at this point but do not cause an interrupt</td>
</tr>
<tr>
<td>ILI2</td>
<td>SCC2R1[ILIE]</td>
<td>SC2SR[IDLE]</td>
<td></td>
<td>Idle line (short or long) is detected</td>
</tr>
<tr>
<td>QTHF</td>
<td>QSCI1CR[QTHFI]</td>
<td>QSCI1SR[QTHF]</td>
<td></td>
<td>SCI1 Receive queue top-half full</td>
</tr>
<tr>
<td>QBHF</td>
<td>QSCI1CR[QBHFI]</td>
<td>QSCI1SR[QBHF]</td>
<td></td>
<td>SCI1 Receive queue bottom-half full</td>
</tr>
<tr>
<td>QTHE</td>
<td>QSCI1CR[QTHEI]</td>
<td>QSCI1SR[QTHE]</td>
<td></td>
<td>SCI1 Transmitter queue top-half is empty</td>
</tr>
<tr>
<td>QBHE</td>
<td>QSCI1CR[QBHEI]</td>
<td>QSCI1SR[QBHE]</td>
<td></td>
<td>SCI1 Transmitter queue bottom-half is empty</td>
</tr>
</tbody>
</table>

In total, there are 125 separate interrupt sources with 16 individual levels presented by the USIU module. There are 32 possible by the UIMB3 module.
Appendix B  Enhanced Interrupt Controller Summary

MPC5xx family after the MPC555 include an enhanced interrupt controller feature. This feature is found on the MPC565 microprocessor as well as other MPC56x family members. A summary of differences from the MPC555 interrupt controller is listed below.

Benefit: Significantly reduces software overhead of interrupt service routines.

New Features:

• Number of interrupt levels increased from eight to 40
  — Reduces or eliminates sharing of levels by peripherals
  — Additional 32 levels are available for UIMB sources; USIU continues to use the regular 8 levels
  — New Control Bit:
    • SIUMCR[EICEN], enhanced interrupt controller enabled
  — New Registers:
    • SIPEND2, SIPEND3 — use instead of SIPEND
    • SIMASK2, SIMASK3 — use instead of SIMASK

• External Interrupt Relocation: Automatic decoding of interrupt source level or interrupt input pin for a branch table
  — No decoding of SIVEC[Interrupt_Code] required; levels have own exception vector address
  — Requires BBCMCR[ETRE = 1]
  — New Control Bit:
    • BBCMCR[EIR], enhanced external interrupt relocation enabled
  — New Registers:
    • EIBADR, external interrupt relocation table base address register

• Automatic masking of lower and same priority interrupt levels for nesting interrupts
  — No need to manipulate SIMASK register at start and end of interrupt service routine
  — New Control Bit:
    • SIUMCR[LPMASK_EN], low priority request masking enabled
  — New Registers:
    • SISR2, SISR3 masks same and lower priority interrupts

Compatibility: The MPC555 interrupt controller, called “regular interrupt controller”, is still included and is enabled by default out of reset.

General Steps to Activate External Interrupt Relocation

1. Program the external interrupt branch table base address in EIBADR
2. Insert branch absolute instructions (“ba”) for each interrupt in table
3. Set MSR[IP] bit
4. Set BBCMCR[EIR] to enable external interrupt relocation
5. Set SIUMCR[EICEN] to enable the enhanced interrupt controller
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different applications. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola is a registered trademark of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

To obtain additional product information:

USA/EUROPE:
Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

JAPAN:
Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG:
Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26625288

MFAX:
RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609

INTERNET: http://www.mot.com

AN2109/D