P1. Suppose we want to perform 64 bit arithmetic in MIPS. A 64 bit number is stored in pairs of two registers $reg and $(reg+1) where the least significant 32 bits are in register $(reg+1) and the most significant 32 bits are stored in register $reg. The numbers are signed numbers.

(a) Find a set of two instruction sequence of MIPS instructions to determine if there is a carry out from the addition of two registers $t3 and $t5. Place a zero or one in register $t0 if the carry out is zero or 1, respectively.

(b) Find a set of four instruction sequence of MIPS instructions to perform double precision (64 bits) integer addition. Assume that the two 64bits numbers are stored in registers $t2, $t3 and registers $t4, $t5, respectively. The sum is to be stored in registers $t0, $t1.

(c) Give an example data when your code will fail to produce correct output even when there is no overflow.

P2. The goal of this problem to study performance analysis.

(a) A computer center receives tasks to process in batches. In one batch they received 30 tasks and they processed them at a rate of 60 tasks per hour. There stated goal is that they would like to process 90 tasks per hour. At what rate they should process the next 30 jobs to meet their goal.

(b) Amdahl’s law indicates how the modifications should be carried out to benefit most. Suppose a task takes time $T$. Suppose a part of the program that can be speeded up is executed in time $T’$. A new algorithm will increase the performance of this part by a factor of $p$. Drive an expression for speed up. If you want to achieve a speed up of 5 and $T’ = 0.8T$, what value of $p$ would achieve the goal?

(c) Bob needs to use a 3-bit down-counter. However, he only has a 4-bit synchronous up-counter with outputs q3-q0 and their complements available. He does not know how to modify the internal structure of the up-counter. How can he construct the 3-bit down-counter using only the device he has?

P3. Consider the datapath for a single cycle implementation shown in the book to implement a set of selected instructions of MIPS 3000 without Jump and JAL.

(a) Show datapath changes necessary to implement the jal (jump-and-link) instruction.

(b) Show all the control signals in a tabular form for all classes of instructions including lw, sw, R-Type, bre, jump and jal instruction..

P4. A 16x16 register file (32 registers with 16 bits each) has been implemented using rising edge triggered D flip-flops with enable signal. If enable signal for a register is 0, it retains its data. Otherwise, it takes new data at the rising edge of the clock. Also,

1. RA is the read address for port A and output is delivered to data port DA.
2. RB is the read address for port B and output is delivered to data port.
3. WA is the address of register in which the data at Data in port are written into if enable signal is on.

A. Specify the number of bits for each of the inputs RA, RB, WA, and Datain and outputs DA and DB.
B. Draw a picture of rising edge clocking D-flip flop with enable signal.
C. Mark on the figure when data will change, and what register address and data value will be used.
D. Show the data values at the outputs DA and DB for each half clock cycle in the figure below. Assume that the propagation delay is zero.

![Diagram of a D-flip flop with enable signal and data values]

**A16x16 Register file with initial contents**

<table>
<thead>
<tr>
<th>RA</th>
<th>RB</th>
<th>WA</th>
<th>Data in</th>
<th>enable</th>
<th>clock</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>2</td>
<td>514</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
<td>57</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td>38</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td>33</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>8</td>
<td>88</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>8</td>
<td>78</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>11</td>
<td>23</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>11</td>
<td>12</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>14</td>
<td>21</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>14</td>
<td>44</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>14</td>
<td>46</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>11</td>
<td>65</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>11</td>
<td>54</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>7</td>
<td>73</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>7</td>
<td>54</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
<td>55</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
<td>55</td>
<td>4</td>
<td></td>
</tr>
</tbody>
</table>

**Register-File:**

Contents:
R0 = 0; R1 = 1
R2 = 2; R3 = 3
R4 = 4; R5 = 5
R6 = 6; R7 = 7
R8 = 8; R9 = 9
Ri = 10*i
For i = 10 onwards
P5. Problem 6.1 If the time for an ALU operation can be shortened by 25% (compared to
the description in Figure 6.2 on page 373);
   a. Will it affect the speedup obtained from pipelining? If yes, by how much?
      Otherwise, why?
   b. What if the ALU operation now takes 25% more time?

P6. Problem 6.2 A computer architect needs to design the pipeline of a new
microprocessor. She has an example workload program core with $10^6$ instructions. Each
instruction takes 100 ps to finish.
   a. How long does it take to execute this program core on a non-pipelined processor?
   b. The current state of the art microprocessor has about 20 pipeline stages. Assume
      it is perfectly pipelined. How much speedup will it achieve compared to the non-
      pipelined processor?
   c. Real pipelining isn’t perfect, since implementing pipelining introduces some
      overhead per pipeline stage. Will this overhead affect instruction latency,
      instruction throughput or both? Explain.

P7. Problem 6.4 Identify all of the data dependencies in the following code. Which
dependencies are data hazards that will be resolved via forwarding? Which dependencies
are data hazards that will cause a stall?
   add $3, $4, $2
   sub $5, $3, $1
   lw $6, 200($3)
   add $7, $3, $6

P8. Problem 6.14 The following piece of code is executed using the pipeline shown in
Figure 6.30 on page 409:
   lw $5, 40($2)
   add $6, $3, $2
   or $7, $2, $1
   and $8, $4, $3
   sub $9, $2, $1

At cycle 5, right before the instructions are executed, the processor state is as follows:
   a. The PC has the value 100$_{ten}$, the address of the sub instruction.
   b. Every register has the initial value 10$_{ten}$ plus the register number (e.g. register
      $8$ has the value 18$_{ten}$).
   c. Ever memory word accessed as data has the initial value 1000$_{ten}$ plus the byte
      address of the word (e.g. Memory[8] has the initial value 1008$_{ten}$).
Determine the value of every field in the four pipeline registers in cycle 5.

P9. Problem 6.21 We have a program of $10^3$ instructions in the formant of “lw, add, lw,
add, ….” The add instruction depends (and only depends) on the lw instruction right
before it. The lw instruction depends (and only depends) on the add instruction right
before it. If the program is executed on the pipelined datapath of Figure 6.36 on page
416:
   a. What would be the actual CPI?
   b. Without forwarding, what would be the actual CPI?
Problem 6.22 Consider executing the following code on the pipelined datapath of Figure 6.36 on page 416.

```plaintext
lw  $4, 100($2)
sub $6, $4, $3
add $2, $3, $5
```

How many cycles will it take to execute this code? Draw a diagram like that of Figure 6.34 on page 414 that illustrates the dependencies that need to be resolved, and provide another diagram like that of Figure 6.35 on page 415 that illustrates how the code will actually be executed (incorporating any stalls or forwarding) so as to resolve the identified problems.