#### **CprE 488 – Embedded Systems Design**


#### **Lecture 8 – Hardware Acceleration**

Joseph Zambreno
Electrical and Computer Engineering
Iowa State University

www.ece.iastate.edu/~zambreno rcl.ece.iastate.edu

#### Motivation: Moore's Law


- Every two years:
  - Double the number of transistors
  - Build higher performance general-purpose processors
    - Make the transistors available to the masses
    - $\triangleright$  Increase performance (1.8×↑)
    - $\triangleright$  Lower the cost of computing (1.8× $\downarrow$ )
- Sounds great, what's the catch?



Gordon Moore


## Motivation: Moore's Law (cont.)

- The "catch" powering the transistors without melting the chip!
  - See 2003 2004 news:



### Motivation: Dennard Scaling


As transistors get smaller their power density stays constant



## Motivation Dennard Scaling (cont.)

In mid 2000s, Dennard scaling "broke"






#### Motivation: Dark Silicon

 Dark silicon – the fraction of transistors that need to be powered off at all times (due to power + thermal constraints)



- Processor evolution strongly motivated by Dennard scaling ending
  - Expected continued evolution towards HW specialization/accel



## This Week's Topic

- Hardware Acceleration:
  - Performance analysis and overhead
  - Coprocessors vs accelerators
  - Common acceleration techniques
  - Acceleration examples
- Reading: Wolf section 10.4-10.5

#### Straight from the Headlines...


- Accelerating a diverse range of applications using reconfigurable logic is a trending area:
  - D. Hoang, D. Lopresti, "FPGA Implementation of Systolic Sequence Alignment"
  - D. Ross, O. Vellacott, M. Turner, "An FPGA-based Hardware Accelerator for Image Processing"
  - J. Lockwood, "Design and Implementation of a Multicast, Input-Buffered ATM Switch for the iPOINT Testbed"





ial for custom computing to nd engineering discovery outside of academia)














### And Today?


 Reconfigurable logic supporting the data center, specializing clusters, and tightly integrated on-chip






## Accelerated Systems

- Additional computational units dedicated to some functionality
- Hardware/software co-design: joint design of HW & SW architect



#### Accelerator vs. Coprocessor

- A <u>coprocessor</u> executes instructions
  - Instructions are dispatched by the CPU
- An <u>accelerator</u> appears as a device on the bus
  - Typically controlled by registers (memory-mapped I/O)



## Accelerated System Design

- First, determine that the system really needs to be accelerated
  - How much faster will the accelerator on the core function?
  - How much data transfer overhead? Compute bound vs memory bound vs I/O bound?
- Design accelerator and system interface
- If tighter CPU integration required:
  - Create a functional unit for augmented instructions
  - Compiler techniques to identify/use new functional unit

### **Accelerator Proximity**

#### Workstation Standalone Processing Unit **Attached Processing Unit** Coprocessor **CPU** I/O Memory **Interface** Caches

- Although self-reconfiguration is possible, some SW integration with a reconfigurable accelerator is almost always present
- CPU FPGA proximity has implications for programming model, device capacity, I/O bandwidth

## Will Hardware Acceleration Help?

#### Amdahl's Law

 The total application speedup, when an optimization (accelerator) improves a selected fraction (f) of an application's execution time by a factor a is:

$$Application\_Speedup = \frac{T_{org}}{[(1-f)+f/a]*T_{org}} = \frac{1}{(1-f)+f/a}$$



### Will Hardware Acceleration Help?

$$Application\_Speedup = \frac{T_{org}}{T_{new}} = \frac{T_{org}}{T_{org} - (T_f - T_{fa})}$$

#### where:

- $-T_{org}$ : Application original exec. time
- $-T_{new}$ : Application exec. time after accel
- -f: fraction of the Application <u>time</u> that a <u>selected portion</u> of the App. runs.
- $-T_{\mathbf{f}}$ : amount of time the **selected portion** of the App. runs, before accel.
- $-T_{fa}$ : amount of time the <u>selected</u> <u>portion</u> of the App. runs after accelerated by a
- a: factor by which accelerator speeds
   up <u>selected portion</u> of Application

$$\begin{split} & = \frac{T_{org}}{T_{org} - (T_f - T_f/a)} \\ & = \frac{T_{org}}{T_{org} - ([f * T_{org}] - [f * T_{org}]/a)} \\ & = \frac{T_{org}}{(1 - ([f] - [f]/a)) * T_{org}} \\ & = \frac{T_{org}}{(1 + (-[f] + [f]/a)) * T_{org}} \end{split}$$

$$Application\_Speedup = \frac{T_{org}}{[(1-f)+f/a]*T_{org}} = \frac{1}{(1-f)+f/a}$$

#### Amdahl's Law

• The total application speedup, when an optimization (accelerator) improves a selected fraction (f) of an application's execution time by a factor a is:


$$Application\_Speedup = \frac{T_{org}}{[(1-f)+f/a]*T_{org}} = \frac{1}{(1-f)+f/a}$$

- This formula is known as Amdahl's Law, where:
  - $-T_{org}$  is the execution time of the whole Application before any optimization/accelerator (i.e., original execution time)
  - -f is the fraction of the Application <u>time</u> that a <u>selected portion</u> of the Application takes to run.
  - a is the factor by which an optimization/accelerator speeds up the <u>selected</u>
     <u>portion</u> of the Application
- Lessons from this law:
  - If  $f \rightarrow 1$  (i.e., 100%), then Application\_Speedup = a
  - If  $a \rightarrow \infty$ , then Application Speedup = 1 / (1 f)
- Summary
  - Make the common case fast
  - Watchout for serial parts of an Application (ie, parts that cannot be accelerated)

Gene Amdahl

### Heterogeneous Execution Model

• Example: Assume an Application where only 1% of the code runs for 99% of the Application execution time (i.e., **f =.99**). How much will the overall Application speedup, if we create an accelerator to speedup this <u>selected</u> <u>portion</u> (i.e., "hotspot") by **a** 



## Heterogeneous Computing: Performance

- Move "bottleneck/hotspot" computation from software to hardware
- Example:
  - Application requires a week of CPU time (i.e., 168 hours)
  - One "hotspot" computation consumes 99% of execution time

Hotspot	Application	Execution
Speedup(a)	speedup	time
50	34	5.0 hours
100	50	3.3 hours
200	67	2.5 hours
500	83	2.0 hours
1000	91	1.8 hours

### Heterogeneous Computing: Performance

- Move "bottleneck/hotspot" computation from software to hardware
- Example:
  - Application requires a week of CPU time (i.e., 168 hours)
  - One "hotspot" computation consumes 99% of execution time

Design Time	Hardware Resources	Hotspot Speedup(a)	Application speedup	Execution time
1-week	1-FPGA	50		5.0 hours
2-months	2-FPGA	100	50	3.3 hours
6-months	4-FPGA	200	67	2.5 hours
2-years	9-FPGA	500	83	2.0 hours
4-years	20-FPGA	1000	91	1.8 hours

Is the effort and resources needed to create the Hotspot accelerator worth the corresponding Application speedup?

## Heterogeneous Computing: Performance


- Move "bottleneck/hotspot" computation from software to hardware
- Example:
  - Application requires a week of CPU time (i.e., 168 hours)
  - One "hotspot" computation consumes 99% of execution time

Design	Hardware	Hotspot	Application	
Time	Resources	Speedup(a)	speedup	time
1-week	1-FPGA	50	34	5.0 hours
2-months	2-FPGA	100	50	3.3 hours
6-months	4-FPGA	200	67	2.5 hours
2-years	9-FPGA	500	83	2.0 hours
4-years	20-FPGA	1000	91	1.8 hours

Is the effort and resources needed to create the Hotspot accelerator worth the corresponding Application speedup?

What is the best-case Application speed-up (i.e., App speedup if Hotspot is speed up  $\infty$ )?


#### Hardware/Software Partitioning



#### A Cause for Pessimism?

- HW amenability a design criterion for the Advanced Encryption Standard (AES)
  - Flurry of activity looking at AES on FPGA (1000s of implementations, opts, attacks)
  - J. Zambreno, D. Nguyen and A. Choudhary, "Exploring Area/Delay Tradeoffs in an AES FPGA Implementation". Proc. of the Int'l Conference on Field-Programmable Logic and its Applications (FPL), Aug. 2004
    - ➤ Main contribution: an early exploration of the design decisions that lead to area/delay tradeoffs in an AES accelerator


➤ Significant (at the time) throughput of 23.57 Gbps for AES-128E in ECB mode



## Accelerator Design Challenges

- <u>Debugging</u> how to properly test the accelerator separately, and then in conjunction with the rest of the system (hw/sw co-simulation)
- <u>Coherency</u> how to safely share results between CPU & accelerator
  - Impact on cache design, shared memory
  - Solutions look similar to those for resource sharing in conventional operating systems, but are typically ad-hoc
- Analysis determining the effects of any hardware parallelism on performance
  - Must take into account accelerator execution time, data transfer time, synchronization overhead
  - Heterogeneous multi-threading helps, but complicates design significantly
  - Overlapping I/O and computation (streaming)

#### High-Level Synthesis



- <u>Problem</u>: Describing circuits using HDL is time consuming/difficult
- **Solution**: High-level synthesis
  - Create circuits from high-level code
  - Allows developers to use higherlevel specification
  - Potentially, enables synthesis for software developers
- More on this in a bit

#### Automation to the Rescue?

Developer efficiency continues to be a limiting factor

Numerous approaches to the "behavioral synthesis" problem of generating useful

hardware from high-level descriptions

#### - C-to-HDL variants:

- > Handel-C (Oxford)
- > ROCCC (UC-Riverside)
- Catapult C (Mentor Graphics)
- > SystemC (Accelera)
- Cynthesizer C (Cadence)
- ➤ ImpulseC (Impulse)

#### – Many other comparable approaches:

- ➤ HDL Coder (Mathworks)
- Vivado High-Level Synthesis (Xilinx)
- ➤ Bluespec, SystemVerilog



- Cannot generate efficient output for "hard problems"
- Unfamiliar / uncomfortable syntax for both SW and HW engineers
- Similar algorithmic challenges to auto-parallelizing compilers
- Sorry students, you're still learning VHDL ⊗



New RCL grad student seen trying to escape the lab

## The Right Stuff

- Applications that map well to FPGA-based acceleration tend to have common characteristics:
  - Significant kernels of computation, significant data
    - Amdahl's law is typically more relevant than Gustafson's law
    - > Profile. Don't Speculate. Daniel Bernstein
  - Fixed-point or integer data representation
    - > If application is Gflop-constrained, use a GPU
    - ➤ Changing (slowly), see Altera Stratix 10-based systems
  - Fine-grained parallelism
    - ➤ But if working set fits in cache, will still be hard to beat x86(MHz for MHz)
    - Systolic model of computation, where FPGA pipeline depth > equivalent CPU depth and number of FPGA PEs >> number of x86 FUs
  - Real-time constraints, system integration
    - HPC workloads should go on HPCs (i.e. accelerators are an orthogonal concern)
    - Current GPUs cannot make useful latency guarantees

#### Typical Application Acceleration Methodology

# Algorithmic Understanding

- What is the purpose of the application?
- Can its complexity be lowered?

Application Profiling

Where are the application's "hotspots"?

System-Level Design

 What hardware and software infrastructure is needed?

Architectural Design

 How can I accelerate the bottlenecks?

HW / SW Co-Design

How does it all fit?

Integration and Test

## Acknowledgments

- M. C. Herbordt et al., "Achieving High Performance with FPGA-Based Computing," in Computer, vol. 40, no. 3, pp. 50-57, March 2007
  - http://www.bu.edu/caadlab/IEEE Computer 07.pdf

#### Table 1. HPC/FPGA application design techniques.

Zambreno, Spring 2017 © ISU


Type of support required	Methods supported
Electronic design automation: languages and synthesis	Use rate-matching to remove bottlenecks
	Take advantage of FPGA-specific hardware
	Use appropriate arithmetic precision
	Create families of applications, not point solutions
	Scale application for maximal use of FPGA hardware
Function/arithmetic libraries	Use appropriate FPGA structures
	Use appropriate arithmetic mode
Programmer/designer FPGA awareness	Use an algorithm optimal for FPGAs
	Use a computing mode appropriate for FPGAs
	Hide latency of independent functions
	Minimize use of high-cost arithmetic operations
None	Living with Amdahl's law

CprE 488 (Hardware Acceleration)


Lect-08.33

#### Example High Performance Reconfigurable Platform


- Convey HC-2ex "hybrid core" computer:
  - Tightly coupled host-coprocessor via HCMI
  - Globally shared, high performance memory (80 GB/s)
  - Four Application Engines (AEs)
- Can be used as a large vector processor, or with custom "personalities" that accelerate arbitrary applications
  - Support for all interfacing logic, hardware/software co-simulation, early prototyping, performance profiling
  - Conventional C/C++ (host) and VHDL/Verilog (coprocessor) for development



#### Other Views




"Iowa State University Students Win MemoCODE Design Contest Using Convey Computer HC-1", *MarketWire*, July 2012



"Team from Iowa State Wins 2014 MemoCODE Design Contest", *PRWeb*, Oct. 2014

#### 14 FPGAs in total:

- 4 FPGAs used as the AEs (Xilinx Virtex 5-LX330s operating at 150 MHz)
- 8 FPGAs are used as Memory Controllers
- 2 FPGAs are used as the Application Engine
   Hub to interface with the CPU subsystem



## Acknowledgments

- These slides are inspired in part by material developed and copyright by:
  - Marilyn Wolf (Georgia Tech)
  - Jason Bakos (University of South Carolina)
  - Greg Stitt (University of Florida)
  - Hadi Esmaeilzadeh (Georgia Tech)

## Acknowledgments

#### Table 1. HPC/FPGA application design techniques.

Type of support required

Type of support required	methods supported
Electronic design automation: languages and synthesis	Use rate-matching to remove bottlenecks
	Take advantage of FPGA-specific hardware
	Use appropriate arithmetic precision
	Create families of applications, not point solutions
	Scale application for maximal use of FPGA hardware
Function/arithmetic libraries	Use appropriate FPGA structures
	Use appropriate arithmetic mode
Programmer/designer FPGA awareness	Use an algorithm optimal for FPGAs
	Use a computing mode appropriate for FPGAs
	Hide latency of independent functions
	Minimize use of high-cost arithmetic operations
None	Living with Amdahl's law

Methods sunnorted