


CMOS Devices

- PN junctions and diodes
- NMOS and PMOS transistors
- Resistors
- Capacitors
- Inductors
- Bipolar transistors

PN Junctions

- Diffusion causes depletion region
- D.R. is insulator and establishes barrier
- This leads to 1-directional current flow
- Forms junction capacitor
 - Capacitance highly voltage dependent
 - Can be nuisance or benefits

PN Junctions





pn junction

1. Doped atoms near the metallurgical junction lose their free carriers by diffusion.
2. As these fixed atoms lose their free carriers, they build up an electric field, which opposes the diffusion mechanism.
3. Equilibrium conditions are reached when:

Current due to diffusion = Current due to electric field


PN Junctions

Cross-section of an ideal pn junction:



Initial impurity concentration

PN Junctions



PN Junctions

$$\phi_o - v_D = \frac{q}{2\epsilon_{si}} (N_A x_p^2 + N_D x_n^2) = \frac{qN_A x_p^2}{2\epsilon_{si}} \left(1 + \frac{N_A}{N_D}\right)$$

Depletion region widths:

$$\left. \begin{aligned} x_n &= \left(\frac{2\epsilon_{si} (\phi_o - v_D) N_A}{qN_D (N_A + N_D)} \right)^{1/2} \\ x_p &= - \left(\frac{2\epsilon_{si} (\phi_o - v_D) N_D}{qN_A (N_A + N_D)} \right)^{1/2} \end{aligned} \right\} x_d \propto \sqrt{\frac{1}{N}}$$

$$\left| x_n / x_p \right| = N_A / N_D$$

Built-in potential:

$$\phi_o = \frac{kT}{q} \ln\left(\frac{N_A N_D}{n_i^2}\right) = V_t \ln\left(\frac{N_A N_D}{n_i^2}\right)$$

Example

- $N_A=10^{15}$ atoms/cm³, $N_D=10^{16}$, $v_D=-10$
- $N_i=2.25 \cdot 10^{20}$
- $\Phi_o=26 \ln(10^{15} \cdot 10^{16} / 2.25 / 10^{20})=638$ mV
- $x_p= - 3.5 \mu\text{m}$
- $x_n= 0.35 \mu\text{m}$
- Max field = $q \cdot N_A \cdot x_p / \epsilon = -5.4 \cdot 10^4$ V/cm

Note the large magnitude of the field

Excercise

- Suppose that $v_D = 0$, $\psi_o = 0.637V$ and $N_D = 10^{17}$ atoms/cm³.
- If $N_A = 10^{15}$ atoms/cm³
 - p-side depletion width = ??*
 - n-side depletion width = ??*
- If $N_A = 10^{19}$ atoms/cm³:
 - p-side depletion width = ??*
 - n-side depletion width = ??*


PN Junctions

The depletion charge



$$Q_j = |AqN_A x_p| = AqN_D x_n = A \left(\frac{2\epsilon_{si} q N_A N_D}{N_A + N_D} \right)^{1/2} (\phi_0 - v_D)^{1/2}$$

The junction capacitance


$$C_j = \frac{dQ_j}{dv_D} = A \left(\frac{2\epsilon_{si} q N_A N_D}{N_A + N_D} \right)^{1/2} \frac{1}{(\phi_0 - v_D)^{1/2}} = \frac{C_{j0}}{(1 - v_D/\phi_0)^m}$$




060204-01



- Can be used as voltage controlled capacitor
- Here $m = 1/2$ for the step change in impurity concentration.
- For gradual concentration change, $m = 1/3$.



Impurity concentration profile for diffused pn junction



Current density at boundary due to wholes:

$$J_p(x) = -qD_p \left. \frac{dp_n(x)}{dx} \right|_{x=0}$$

$$J_p(0) = \frac{qD_p n_i^2}{N_D L_p} \left\{ e^{v_D/V_t} - 1 \right\}$$


Total:

$$J(0) = J_p(0) + J_n(0) = qn_i^2 \left(\frac{D_p}{N_D L_p} + \frac{D_n}{N_A L_n} \right) \left\{ e^{v_D/V_t} - 1 \right\}$$

Diode current:

$$i_D = AJ(0) = qn_i^2 A \left(\frac{D_p}{N_D L_p} + \frac{D_n}{N_A L_n} \right) \left\{ e^{v_D/V_t} - 1 \right\} = I_S \left\{ e^{v_D/V_t} - 1 \right\}$$

$$i_D = I_S \left\{ e^{v_D/V_t} - 1 \right\}$$



Reverse-Biased *PN* Junctions


Depletion region:

$$x_d = x_p + x_n = W_1 + W_2$$


$$x_p = W_1 \propto \sqrt{v_R}$$

and

$$x_n = W_2 \propto \sqrt{v_R}$$




Influence of v_R on depletion region width



060121-05

Breakdown voltage (BV):

If $v_R > BV$, avalanche multiplication will occur resulting in a high conduction state as illustrated.



060121-06

Breakdown Voltage

Our book shows that

$$BV \approx \frac{\epsilon_{si}(N_A + N_D)}{2qN_A N_D} E_{max}^2$$

where $E_{max} = 3 \times 10^5$ V/cm for silicon.

An example:

Assume that $N_D = 10^{17}$ atoms/cm³.

Find BV if $N_A = 10^{15}$ atoms/cm³ and if $N_A = 10^{19}$ atoms/cm³:

$N_A = 10^{15}$ atoms/cm³:

$$\text{If } N_A \ll N_D, \text{ then } BV \approx \frac{\epsilon_{si}}{2qN_A} E_{max}^2 = \frac{1.04 \times 10^{-12} \cdot 9 \times 10^{10}}{2 \cdot 1.6 \times 10^{-19} \cdot 10^{15}} = 291 \text{ V}$$


$N_A = 10^{19}$ atoms/cm³:

$$\text{If } N_A \gg N_D, \text{ then } BV \approx \frac{\epsilon_{si}}{2qN_D} E_{max}^2 = \frac{1.04 \times 10^{-12} \cdot 9 \times 10^{10}}{2 \cdot 1.6 \times 10^{-19} \cdot 10^{17}} = 2.91 \text{ V}$$



Metal-Semiconductor Junctions

- Ohmic Junctions:
 - A pn junction formed by a highly doped semiconductor and metal
 - Behaves like resistor
- Schottky Junctions:
 - A pn junction formed by a lightly doped semiconductor and metal
 - Behaves like a diode

The MOS Transistors



Gate Ox	Oxide	p^+	p	p^-	n^-	n	n^+	Poly	Salicide	Polycide	Metal
---------	-------	-------	-----	-------	-------	-----	-------	------	----------	----------	-------



Capacitors

- Two conductor plates separated by an insulator form a capacitor
- Intentional capacitors vs parasitic capacitors
- Linear vs nonlinear capacitors


Linear capacitors:

$$C = \frac{\epsilon_0 \kappa A}{t_{ox}} = C_d A$$

Capacitor specifications

1. Dissipation (quality factor) of a capacitor
2. Parasitic capacitors to ground from each node of the capacitor.
3. The density of the capacitor in Farads/area.
4. The absolute and relative accuracies of the capacitor.
5. The *C_{max}/C_{min} ratio which is the largest value of capacitance to the smallest when the capacitor is used as a variable capacitor (varactor).*
6. The variation of a variable capacitance with the control voltage (is it linear).
7. Linearity, $q = Cv$.

PMOS on Substrate Gate Capacitors




(a) Polysilicon-oxide-channel

High density, good matching, but nonlinear



NMOS in p-well Gate Capacitor

- Gate as one terminal of the capacitor
- Some combination of the source, drain, and bulk as the other terminal



$$C_{\text{gate}} = \frac{1}{\frac{1}{C_{\text{ox}}} + \frac{1}{C_j}}$$

Gate Capacitor vs V_{GS} with $D=S=B$



Operation:

In this configuration, the MOSFET gate capacitor has 5 regions of operation as V_{GS} is varied. They are:

- 1.) Accumulation
- 2.) Depletion
- 3.) Weak inversion
- 4.) Moderate inversion
- 5.) Strong inversion



For the first four regions, the gate capacitance is the series combination of C_{ox} and C_j given as,

$$C_{\text{gate}} = \frac{1}{\frac{1}{C_{ox}} + \frac{1}{C_j}}$$

3-seg Approximation

Region	Channel R	C_{ox} and C_j	C_{gate}	3-Segment Model
Accumulation	Large	In series and $C_j > C_{ox}$	$C_{gate} \approx C_{ox}$	<p>070218-01</p>
Depletion	Large	In series and $C_j \approx C_{ox}$	$C_{gate} \approx 0.5C_{ox}$ $\approx 0.5C_j$	<p>070218-02</p>
Weak Inversion	Large	In series and $C_j < C_{ox}$	$C_{gate} \approx C_j$	<p>070218-03</p>
Moderate Inversion	Moderate	In series and $C_j < C_{ox}$	$C_j < C_{gate} < C_{ox}$	<p>070218-04</p>
Strong Inversion	Small	In parallel and $C_j < C_{ox}$	$C_{gate} \approx C_{ox}$	<p>070218-05</p>

Gate Capacitor *in Inversion Mode*



060207-04

Conditions:


- $D = S, B = V_{SS}$
- Accumulation region removed by connecting bulk to V_{DD}
- Nonlinear
- Channel resistance:

$$R_{on} = \frac{L}{12K_P'(V_{BG} - |V_T|)}$$


- LDD transistors will give lower Q because of the increased series resistance

Inversion Mode NMOS Capacitor

Best results are obtained when the drain-source are connected to ac ground.





Experimental Results (Q at 2GHz, $0.5\mu\text{m}$ CMOS)[†]:



$V_G = 1.8\text{V}$: C_{max}/C_{min} ratio = 2.15 (1.91), $Q_{max} = 34.3$ (5.4), and $Q_{min} = 25.8$ (4.9)

Accumulation NMOS Gate Cap in n-well




060207-05

Conditions:


- Remove p^+ drain and source and put n^+ bulk contacts instead.
- Implements a variable capacitor with a larger transition region between the maximum and minimum values.
- Reasonably linear capacitor for values of $V_{GB} > 0$

Accumulation Mode NMOS Gate Cap

Best results are obtained when the drain-source are on ac ground.



Experimental Results (Q at 2GHz, $0.5\mu\text{m}$ CMOS)[†]:



$V_G = 0.6\text{V}$: C_{max}/C_{min} ratio = 1.69 (1.61), $Q_{max} = 38.3$ (15.0), and $Q_{min} = 33.2$ (13.6)

PN Junction Capacitors in a Well

Generally made by diffusion into the well.






Fig. 2.5-011

Layout:

Minimize the distance between the p^+ and n^+ diffusions.



Two different versions have been tested.

- 1.) Large islands – $9\mu\text{m}$ on a side
- 2.) Small islands – $1.2\mu\text{m}$ on a side



PN-Junction Capacitors

The anode should be the floating node and the cathode must be connected to ac ground. Experimental data (Q at 2GHz, $0.5\mu\text{m}$ CMOS)[†]:




060206-03

Terminal Under Test	Small Islands (598 $1.2\mu\text{m} \times 1.2\mu\text{m}$)			Large Islands (42 $9\mu\text{m} \times 9\mu\text{m}$)		
	C_{max}/C_{min}	Q_{min}	Q_{max}	C_{max}/C_{min}	Q_{min}	Q_{max}
Anode	1.23	94.5	109	1.32	19	22.6
Cathode	1.21	8.4	9.2	1.29	8.6	9.5

Electrons as majority carriers lead to higher Q because of their higher mobility.

The resistance, R_{wj} , is reduced in small islands compared with large islands \Rightarrow higher Q

Poly-poly cap on FOX




(b) Polysilicon-oxide-polysilicon

High density, good matching, good linearity, but require two-poly processes


Poly-poly cap on STI

- Very linear
- Small bottom plate parasitics



Metal-insulator-metal cap

In some processes, there is a thin dielectric between a metal layer and a special metal layer called “capacitor top metal”. Typically the capacitance is around $1\text{fF}/\mu\text{m}^2$ and is at the level below top metal.




060530-01



Good matching is possible with low parasitics.

Fringe Capacitors


Capacitance between conductors on the same level and use lateral flux.



Top view:




Side view:




These capacitors are sometimes called fractal capacitors because the fractal patterns are structures that enclose a finite area with a near-infinite perimeter. The capacitor/area can be increased by a factor of 10 over vertical flux capacitors.

1.) Horizontal parallel plate (HPP).




030909-01

2.) Parallel wires (PW):




Lateral View

030909-02




Top View

3.) Vertical parallel plates (VPP):



4.) Vertical bars (VB):



Comparison

Experimental results for a CMOS process with 3 layers of metal, $L_{min} = 0.5\mu\text{m}$, $t_{ox} = 0.95\mu\text{m}$ and $t_{metal} = 0.63\mu\text{m}$ for the bottom 2 layers of metal.

Structure	Cap. Density (aF/ μm^2)	$C_{aver.}$ (pF)	Std. Dev. (fF)	$\frac{\sigma}{C_{aver.}}$	$f_{res.}$ (GHz)	$Q @$ 1 GHz	R_s (Ω)	Break- down (V)
VPP	158.3	18.99	103	0.0054	3.65	14.5	0.57	355
PW	101.5	33.5	315	0.0094	1.1	8.6	0.55	380
HPP	35.8	6.94	427	0.0615	6.0	21	1.1	690


Experimental results for a digital CMOS process with 7 layers of metal, $L_{min} = 0.24\mu\text{m}$, $t_{ox} = 0.7\mu\text{m}$ and $t_{metal} = 0.53\mu\text{m}$ for the bottom 5 layers of metal. All capacitors = 1pF.



Structure (1 pF)	Cap. Density (aF/ μm^2)	$C_{aver.}$ (pF)	Area (μm^2)	Cap. Enhanc ement	Std. Dev. (fF)	$\frac{\sigma}{C_{aver.}}$	$f_{res.}$ (GHz)	$Q @$ 1 GHz	Break- down (V)
VPP	1512.2	1.01	670	7.4	5.06	0.0050	> 40	83.2	128
VB	1281.3	1.07	839.7	6.3	14.19	0.0132	37.1	48.7	124
HPP	203.6	1.09	5378	1.0	26.11	0.0239	21	63.8	500
MIM	1100	1.05	960.9	5.4	-	-	11	95	-

Non-ideal Behavior

- Dielectric gradients
- Edge effects
- Process biases
- Parasitics
- Voltage dependence
- Temperature dependence


Parasitic Capacitors






Proper layout of capacitors

For achieving
 $C_A = 2C_B$,
which one is
better?




Various Capacitor Errors






Large-scale distortion




Random edge distortion



Corner-rounding distortion



Are A and B the same?



Temperature and Voltage Dependence

- MOSFET Gate Capacitors:
 - Absolute accuracy $\approx \pm 10\%$
 - Relative accuracy $\approx \pm 0.2\%$
 - Temperature coefficient $\approx +25 \text{ ppm/C}^\circ$
 - Voltage coefficient $\approx -50 \text{ ppm/V}$
- Polysilicon-Oxide-Polysilicon Capacitors:
 - Absolute accuracy $\approx \pm 10\%$
 - Relative accuracy $\approx \pm 0.2\%$
 - Temperature coefficient $\approx +25 \text{ ppm/C}^\circ$
 - Voltage coefficient $\approx -20 \text{ ppm/V}$
- Metal-Dielectric-Metal Capacitors:
 - Absolute accuracy $\approx \pm 10\%$
 - Relative accuracy $\approx \pm 0.6\%$
 - Temperature coefficient $\approx +40 \text{ ppm/C}^\circ$
 - Voltage coefficient $\approx -20 \text{ ppm/V}, 5 \text{ ppm/V}^2$
- Accuracies depend upon the size of the capacitors.

Improving Cap Matching

- Divide each cap into even # of unit caps
- Each unit cap is square, has identical construction, has identical vicinity, has identical routing
- The unit caps for matching critical caps are laid out with inter-digitation, common centroid, or other advanced techniques.
- Same comments apply to resistors and transistors

Resistors in CMOS


- Diffusion resistor
- polysilicon resistor
- well resistor
- metal layer resistor
- contact resistor

Resistor specs

1.) Value

$$R = \frac{\rho L}{A}$$


AC and DC resistance



2.) Linearity

Does $V = IR$?

Velocity saturation of carriers




3.) Power


$$P = VI = I^2R$$


4.) Current

Electromigration




5.) Parasitics






Diffusion resistor in n-well

Source/Drain Resistor



060214-02

Older LOCOS Technology



Diffusion:

10-100 ohms/square

Absolute accuracy = $\pm 35\%$

Relative accuracy = 2% ($5\mu\text{m}$), 0.2% ($50\mu\text{m}$)

Temperature coefficient = $+1500 \text{ ppm}/^\circ\text{C}$

Voltage coefficient $\approx 200 \text{ ppm}/\text{V}$

Ion Implanted:

500-2000 ohms/square

Absolute accuracy = $\pm 15\%$


Relative accuracy = 2% ($5\mu\text{m}$), 0.15% ($50\mu\text{m}$)

Temperature coefficient = $+400 \text{ ppm}/^\circ\text{C}$

Voltage coefficient $\approx 800 \text{ ppm}/\text{V}$


Comments:

- Parasitic capacitance to substrate is voltage dependent.
- Piezoresistance effects occur due to chip strain from mounting.




Polysilicon resistor on FOX

Polysilicon Resistor



081027-04

Older LOCOS Technology



30-100 ohms/square (unshielded)

100-500 ohms/square (shielded)

Absolute accuracy = $\pm 3.0\%$

Relative accuracy = 2% ($5\ \mu\text{m}$)


Temperature coefficient = 500-1000 ppm/ $^{\circ}\text{C}$

Voltage coefficient $\approx 100\ \text{ppm/V}$

Comments:


- Used for fuzes and laser trimming
- Good general resistor with low parasitics

N-well Resistor



060214-04

LOCOS Technology



1000-5000 ohms/square

Absolute accuracy = $\pm 40\%$

Relative accuracy $\approx 5\%$

Temperature coefficient = 4000 ppm/ $^{\circ}\text{C}$


Voltage coefficient is large ≈ 8000 ppm/V

Comments:

- Good when large values of resistance are needed.
- Parasitics are large and resistance is voltage dependent
- Could put a *p*⁺ diffusion into the well to form a pinched resistor

Metal Resistor

Illustration:



Resistance from A to B = Resistance of segments L_1, L_2, L_3, L_4 , and L_5 with some correction subtracted because of corners.

Sheet resistance:

50-70 $\text{m}\Omega/\square \pm 30\%$ for lower or middle levels of metal

30-40 $\text{m}\Omega/\square \pm 15\%$ for top level metal

Watch out for the current limit for metal resistors.

Contact resistance varies from 5Ω to 10Ω .

Tempco $\approx +4000 \text{ ppm}/^\circ\text{C}$

Need to derate the current at higher temperatures:


$$I_{DC}(T_j) = D_f I_{DC}(T_r)$$

$T_j(^{\circ}\text{C})$	$T_r(^{\circ}\text{C})$	D_f
<85	85	1
100	85	0.63
110	85	0.48
125	85	0.32
150	85	0.18

Thin Film Resistors

A high-quality resistor fabricated from a thin nickel-chromium alloy or a silicon-chromium mixture.

Uppermost metal layer:



060612-01

Performance:

Sheet resistivity is approximately 5-10 ohms/square

Temperature coefficients of less than 100 ppm/°C


Absolute tolerance of better than $\pm 0.1\%$ using laser trimming

Selectivity of the metal etch must be sufficient to ensure the integrity of the thin-film resistor beneath the areas where metal is etched away.

Thermoelectric (Seebeck) Effects

- When two materials form a junction, a voltage difference is generated, which depends on the temperature
- But a single junction voltage cannot be measured
- It needs at least two junctions
- The voltage difference is:

$$\begin{aligned} V &= (S_B - S_A)T_2 - (S_B - S_A)T_1 \\ &= (S_B - S_A)(T_2 - T_1) \end{aligned}$$



Seebeck Coefficients

- S_A and S_B are called Seebeck coefficients of material A and material B
- Roughly speaking S is inversely related to the conductivity of the material
- Metals have low S , semiconductors have high S
- High resistivity materials (with light doping) pose serious thermoelectric problems


Table 1. Seebeck Coefficients for Some Metals and Alloys, Compared to Platinum

Metals	Seebeck Coefficient
	$\mu\text{V/K}$
Antimony	47
Nichrome	25
Molybdenum	10
Cadmium	7.5
Tungsten	7.5
Gold	6.5
Silver	6.5
Copper	6.5
Rhodium	6.0
Tantalum	4.5
Lead	4.0
Aluminum	3.5
Carbon	3.0
Mercury	0.6
Platinum	0
Sodium	-2.0
Potassium	-9.0
Nickel	-15
Constantan	-35
Bismuth	-72


Table 2. Seebeck Coefficients for Some Semiconductors

Semiconductors	Seebeck Coefficient
	$\mu\text{V/K}$
Se	900
Te	500
Si	440
Ge	300
n-type Bi_2Te_3	-230
p-type $\text{Bi}_{2-x}\text{Sb}_x\text{Te}_3$	300
p-type Sb_2Te_3	185
PbTe	-180
$\text{Pb}_{0.3}\text{Ge}_{3.9}\text{Se}_{5.8}$	1670
$\text{Pb}_{0.6}\text{Ge}_{3.6}\text{Se}_{5.8}$	1410
$\text{Pb}_{0.9}\text{Ge}_{3.3}\text{Se}_{5.8}$	-1360
$\text{Pb}_{1.3}\text{Ge}_{2.9}\text{Se}_{5.8}$	-1710
$\text{Pb}_{1.5}\text{Ge}_{3.7}\text{Se}_{5.8}$	-1990
SnSb_4Te_7	25
SnBi_4Te_7	120
$\text{SnBi}_3\text{Sb}_1\text{Te}_7$	151
$\text{SnBi}_{2.5}\text{Sb}_{1.5}\text{Te}_7$	110
$\text{SnBi}_2\text{Sb}_2\text{Te}_7$	90
PbBi_4Te_7	-53

Resistor Layout



- But what about horizontal temperature gradient?
- Use “antiparallel” layout



HW1: Prove that if following the arrow, all the metal to poly contacts have the same centroid as all the poly to metal contacts, then the thermo-electric effect due to linear thermo gradient is cancelled.

HW2: Generalize HW1 to design a layout pattern so that thermo-electric effects due to both linear and nonlinear thermo gradients are cancelled.


Suggestions

- Use larger area (increase both W and L) to improve accuracy
- Use metal to make “turns”, i.e., use straight strips only
- Use unit resistors
- Use dummies
- Use identical structures and vivinities
- Interdigitate, common centroid, and other techniques for good matching

Passive RC Performance

Component Type	Range of Values	Absolute Accuracy	Relative Accuracy	Temperature Coefficient	Voltage Coefficient
MOSFET gate Cap.	6-7 fF/ μm^2	10%	0.1%	20ppm/ $^{\circ}\text{C}$	± 20 ppm/V
Poly-Poly Capacitor	0.3-0.4 fF/ μm^2	20%	0.1%	25ppm/ $^{\circ}\text{C}$	± 50 ppm/V
Metal-Metal Capacitor	0.1-1fF/ μm^2	10%	0.6%	??	??
Diffused Resistor	10-100 $\Omega/\text{sq.}$	35%	2%	1500ppm/ $^{\circ}\text{C}$	200ppm/V
Ion Implanted Resistor	0.5-2 k $\Omega/\text{sq.}$	15%	2%	400ppm/ $^{\circ}\text{C}$	800ppm/V
Poly Resistor	30-200 $\Omega/\text{sq.}$	30%	2%	1500ppm/ $^{\circ}\text{C}$	100ppm/V
<i>n</i> -well Resistor	1-10 k $\Omega/\text{sq.}$	40%	5%	8000ppm/ $^{\circ}\text{C}$	10kppm/V
Top Metal Resistor	30 m $\Omega/\text{sq.}$	15%	2%	4000ppm/ $^{\circ}\text{C}$??
Lower Metal Resistor	70 m $\Omega/\text{sq.}$	28%	3%	4000ppm/ $^{\circ}\text{C}$??



Parasitic Bipolar in CMOS



Vertical PNP

Horizontal NPN

Latch-up problem



Preventing Latch-up

p-channel transistor

n-channel transistor

n⁺ guard bars

p⁺ guard bars




V_{DD}

V_{SS}

FOX

n-well


p⁻ substrate




Guard Rings

- Collect carriers flowing in the silicon
- Bypass unwanted currents to VDD or VSS
- Isolate sensitive circuits from noise and/or interferences

Guard rings in *n*-material:





Guard rings in *p*-material:




Butted Contacts and Guard Rings

- To reduce sensitivity
- To prevent latch up




Intentional Bipolar

- It is desirable to have the lateral collector current much larger than the vertical collector current.
- Lateral BJT generally has good matching.
- The lateral BJT can be used as a photodetector with reasonably good efficiency.
- Triple well technology allows the current of the vertical collector to avoid the substrate.




060221-01




Donut PMOS as bipolar

- A Field-Aided Lateral BJT
 - Use minimum channel length
 - enhance beta to 50 to 100
- Can be done in ON0.5 or TSMC0.18
 - No STI



060221-02



ESD protection

- A very serious problem
- Not enough theoretical study
- Many trade secrets
- Learn from experienced designers