


Notes:

Multiple problems (ones involving logical functions implementation and Verilog) have multiple correct answer. Only one example is shown below.

Problem 1:


$$Y = \overline{(AB + C)D}$$

One possible design with static CMOS gates,



This design uses 16 transistors.

The below is one design for a compound CMOS gate




This design uses 8 transistors

Problem 2:

$$Y_0 = \overline{A_0}(A_1 + \overline{A_2})$$

$$Y_1 = \overline{A_0} * \overline{A_1}$$


**Problem 3:**

For minimum sized 2 input NOR,


$$R_{SWN} = 2k\Omega, R_{SWP} = 6k\Omega, C = 60fF$$

$$T_{LH} = 2 * R_{SWP} * C = 12k * 60f = 720 * 10^{-12} \text{seconds} = 720pS$$

Problem 4:




Problem 5:




Middle stage can also be realized by splitting it into an inverter and a transmission gate

Problem 6:



Problem 7:

Correct Diagram:

**Problem 8:**

$$a) R_{W_Aluminum} = \frac{2.8 \cdot 10^{-8}}{0.2 \cdot 10^{-6}} * \frac{240}{5} + \frac{2.8 \cdot 10^{-8}}{0.2 \cdot 10^{-6}} * \frac{40-5}{5} = 7.7 \Omega$$

$$V_{wire} = 5 * \frac{50}{50+7.7} = 4.33 V$$

$$b) R_{W_Copper} = 4.675 \Omega$$

$$V_{Resistor} = 5 * \left(\frac{50}{50+4.675} \right) = 4.572 V$$

$$c) V_{RW} < 5V * 5\% = 0.25V$$

$$5V * \left(\frac{R_W}{50+R_W} \right) < 0.25V \rightarrow R_W < 2.632 \Omega$$

$$R_W = 7.7 * \frac{5 \mu m}{Width_{wire}} \rightarrow Width_{wire} \geq 14.63 \mu m$$

Problem 9:

$$\text{Each inverter has } C_L = 1.5 fF + 1.5 fF = 3 fF$$

$$\text{total load capacitance } C = 3 pF * 6 = 18 fF$$

$$R_{SWp} = 6 k\Omega \rightarrow T_{LH} = 6 k * 18 f = 108 * 10^{-12} s = 108 ps$$

Problem 10:

This is one simple implementation. The mux module and the test bench can be made in multiple ways.

Base Code:

```
1 module MUX (A,B,SEL,F);
2   input[1:0] A,B;
3   input SEL;
4   output[1:0] F;
5   assign F = SEL ? A : B;
6 endmodule
7
8
```

Test bench Code:

```
1 module mux_tb();
2   reg[1:0] A, B;
3   reg SEL;
4   wire[1:0] F;
5
6   initial
7   begin
8     A = 0;
9     B = 0;
10    SEL = 0;
11  end
12
13  always
14  #10 SEL = ~SEL;
15  always
16  #20 A = A + 1;
17  always
18  #40 B = B + 1;
19
20  MUX test(.A(A), .B(B), .SEL(SEL), .F(F));
21 endmodule
22
```

Simulation results:

