EE 330 Lecture 10

IC Fabrication Technology Part III

- Metalization and Interconnects
- Parasitic Capacitances
- Back-end Processes

IC Fabrication Technology


- Crystal Preparation
- Masking
- Photolithographic Process
- Deposition
- Etching
- Diffusion
- Ion Implantation
- Oxidation
- Epitaxy
- Polysilicon
- Planarization



Contacts, Interconnect and Metalization


Review from Last Lecture

Contacts




Review from Last Lecture

Contacts




Acceptable Contact

Contacts



Design Rule Violation

Contacts



allowed in many processes

Metalization

- Aluminum widely used for interconnect
- Copper often replacing aluminum in recent processes
- Must not exceed maximum current density

 around 1ma/u for aluminum and copper
- Ohmic Drop (IR drop) must be managed
- Parasitic Capacitances must be managed
- Interconnects from high to low level metals require connections to each level of metal
- Stacked vias permissible in some processes


Metalization


Aluminum

- Aluminum is usually deposited uniformly over entire surface and etched to remove unwanted aluminum
- Mask is used to define area in photoresist where aluminum is to be removed


Copper


- Plasma etches not effective at removing copper because of absence of volatile copper compounds
- Barrier metal layers needed to isolate silicon from migration of copper atoms
- Damascene or Dual-Damascene processes used to pattern copper






Metal Applied to Entire Surface







Copper Interconnects

Limitations of Aluminum Interconnects

- Electromigration
- Conductivity not real high

Relevant Key Properties of Copper

- Reduced electromigration problems at given current level
- Better conductivity

Challenges of Copper Interconnects

- Absence of volatile copper compounds (does not etch)
- Copper diffuses into surrounding materials (barrier metal required)

Material 🗢	ρ (Ω·m) at 20 °C \$	σ (S/m) at 20 °C \$	coefficient [[] (K ⁻¹)
Carbon (graphene)	1.00 × 10 ⁻⁸	1.00 × 10 ⁸	-0.0002
Silver	1.59 × 10 ⁻⁸	6.30 × 10 ⁷	0.0038
Copper	1.68 × 10 ⁻⁸	5.96 × 10 ⁷	0.003862
Annealed copper ^[note 2]	1.72 × 10 ^{−8}	5.80 × 10 ⁷	0.00393
Gold ^[note 3]	2.44 × 10 ⁻⁸	4.10 × 10 ⁷	0.0034
Aluminium ^[note 4]	2.82 × 10 ⁻⁸	3.50 × 10 ⁷	0.0039
Calcium	3.36 × 10 ⁻⁸	2.98 × 10 ⁷	0.0041
Tungsten	5.60 × 10 ⁻⁸	1.79 × 10 ⁷	0.0045
Zinc	5.90 × 10 ⁻⁸	1.69 × 10 ⁷	0.0037
Nickel	6.99 × 10 ⁻⁸	1.43 × 10 ⁷	0.006
Lithium	9.28 × 10 ⁻⁸	1.08 × 10 ⁷	0.006
Iron	9.71 × 10 ⁻⁸	1.00 × 10 ⁷	0.005
Platinum	1.06 × 10 ⁻⁷	9.43 × 10 ⁶	0.00392
Tin	1.09 × 10 ⁻⁷	9.17 × 10 ⁶	0.0045
Carbon steel (1010)	1.43 × 10 ⁻⁷	6.99 × 10 ⁶	



10 B




Lead	2.20×10^{-7}	4.55 × 10 ⁶	0.0039
Titanium	4.20×10^{-7}	2.38 × 10 ⁶	0.0038
Grain oriented electrical steel	4.60×10^{-7}	2.17 × 10 ⁶	
Manganin	4.82 × 10 ⁻⁷	2.07 × 10 ⁶	0.000002
Constantan	4.90 × 10 ⁻⁷	2.04 × 10 ⁶	0.00008
Stainless steel ^[note 5]	6.90 × 10 ⁻⁷	1.45 × 10 ⁶	0.00094
Mercury	9.80 × 10 ⁻⁷	1.02 × 10 ⁶	0.0009
Nichrome ^[note 6]	1.10 × 10 ⁻⁶	6.7 × 10 ⁵	0.0004
GaAs	1.00×10^{-3} to 1.00×10^{8}	1.00×10^{-8} to 10^{3}	
Carbon (amorphous)	5.00×10^{-4} to 8.00×10^{-4}	1.25×10^3 to 2×10^3	-0.0005
Carbon (graphite) ^[note 7]	2.50 × 10 ⁻⁶ to 5.00 × 10 ⁻⁶ ∥basal plane 3.00 × 10 ⁻³ ⊥basal plane	2.00 × 10 ⁵ to 3.00 × 10 ⁵ ∥basal plane 3.30 × 10 ² ⊥basal plane	
PEDOT:PSS	2 × 10 ⁻⁶ to 1 × 10 ⁻¹	1 × 10 ¹ to 4.6 × 10 ⁵	?
Germanium ^[note 8]	4.60 × 10 ⁻¹	2.17	-0.048
Sea water ^[note 9]	2.00 × 10 ⁻¹	4.80	
Swimming pool water ^[note 10]	3.33×10^{-1} to 4.00×10^{-1}	0.25 to 0.30	

Silicon ^[note 8]	6.40×10^2	1.56 × 10 ^{−3}	-0.075
Wood (damp)	1.00×10^3 to 1.00×10^4	10 ⁻⁴ to 10 ⁻³	
Deionized water ^[note 12]	1.80 × 10 ⁵	5.50 × 10 ⁻⁶	
Glass	1.00×10^{11} to 1.00×10^{15}	10 ⁻¹⁵ to 10 ⁻¹¹	?
Hard rubber	1.00 × 10 ¹³	10 ⁻¹⁴	?
Wood (oven dry)	1.00 × 10 ¹⁴ to 1.00 × 10 ¹⁶	10 ⁻¹⁶ to 10 ⁻¹⁴	
Sulfur	1.00 × 10 ¹⁵	10 ⁻¹⁶	?
Air	1.30×10^{14} to 3.30×10^{14}	3×10^{-15} to 8×10^{-15}	
Carbon (diamond)	1.00 × 10 ¹²	~10 ⁻¹³	
Fused quartz	7.50 × 10 ¹⁷	1.30 × 10 ⁻¹⁸	?
PET	1.00 × 10 ²¹	10 ⁻²¹	?
Teflon	1.00×10^{23} to 1.00×10^{25}	10^{-25} to 10^{-23}	?


Copper Interconnects

Practical methods of realizing copper interconnects took many years to develop

Copper interconnects widely used in some processes today




Damascene Process



W has excellent conformality when formed from WF6

Chemical-Mechanical Planarization (CMP)


- Polishing Pad and Wafer Rotate in non-concentric pattern to thin, polish, and planarize surface
- Abrasive/Chemical polishing
- Depth and planarity are critical



Acknowledgement: http://en.wikipedia.org/wiki/Chemical-mechanical_planarization


Damascene Process

After first CMP Step




Damascene Process

After first CMP Step




Damascene Process


Photoresist Patterned with Metal Mask Defines Trench



Damascene Process




Damascene Process




(Barrier metal added before copper to contain the copper atoms)


Damascene Process



Damascene Process




Copper is deposited or electroplated (Barrier Metal Used for Electroplating Seed)




Dual-Damascene Process

Shallow Trench Defined in PR with Metal Mask Photoresist


Dual-Damascene Process



Dual-Damascene Process




Dual-Damascene Process




(Barrier Metal added before copper but not shown)

Dual-Damascene Process




Copper is deposited or electroplated (Barrier Metal Used for Electroplating Seed)


Dual-Damascene Process



Dual-Damascene Process



Patterning of Copper




Both Damascene Processes Realize Same Structure Damascene Process

Two Dielectric Deposition Steps Two CMP Steps Two Metal Deposition Steps Two Dielectric Etches W-Plug

Dual-Damascene Process


One Dielectric Deposition Steps One CMP Steps One Metal Deposition Steps Two Dielectric Etches Via formed with metal step

Multiple Level Interconnects



3-rd level metal connection to n-active without stacked vias

Multiple Level Interconnects



3-rd level metal connection to n-active with stacked vias

Interconnect Layers May Vary in Thickness or Be Mostly Uniform




FIG 4.30 Interconnect geometry




FIG 4.31 Layer stack for 6-metal Intel 180 nm process

Interconnects

- Metal is preferred interconnect

 Because conductivity is high
- Parasitic capacitances and resistances of concern in all interconnects
- Polysilicon used for short interconnects

 Silicided to reduce resistance
 - Unsilicided when used as resistors
- Diffusion used for short interconnects
 - Parasitic capacitances are high

Interconnects

• Metal is preferred interconnect

- Because conductivity is high


- Parasitic capacitances and resistances of concern in all interconnects
 - Polysilicon used for short interconnects

 Silicided to reduce resistance
 - Unsilicided when used as resistors
 - Diffusion used for short interconnects
 - Parasitic capacitances are high

Resistance in Interconnects B W Η B Α R

Α

Resistance in Interconnects B W Α Н A=HW B p independent of geometry and characteristic of the process



Sheet resistance often used instead of conductivity to characterize film


 $R_{\Box} = \rho/H \qquad R = R_{\Box} [L / W]$


Resistance in Interconnects

IW

R=R_□[L / W]

The "Number of Squares" approach to resistance determination in thin films






The "squares" approach is not exact but is good enough for calculating resistance in almost all applications

In this example:


R=R₁13.25

Example:

The layout of a film resistor with electrodes A and B is shown. If the sheet resistance of the film is 40 Ω/\Box , determine the resistance between nodes A and B.




Solution




$$N_{S} = 9 + 9 + 3 + 2(.55) = 22.1$$

 $R_{AB} = R_{\Box}N_{S} = 40x22.1 = 884\Omega$



- Serpentine often used when large resistance <u>required</u>
- Polysilicon or diffusion often used for resistor creation
- Effective at managing the aspect ratio of large resistors
- May include hundreds or even thousands of squares

Resistance in Interconnects (can be used to build resistors!)



End of Lecture 10