


EE 330

Lecture 41


Digital Circuits

- Propagation Delay With Multiple Levels of Logic
- Overdrive

Digital Circuit Design

- Hierarchical Design
 - Basic Logic Gates
 - Properties of Logic Families
 - Characterization of CMOS Inverter
 - Static CMOS Logic Gates
 - Ratio Logic
 - Propagation Delay
 - Simple analytical models
 - Elmore Delay
 - Sizing of Gates
- 
- Propagation Delay with Multiple Levels of Logic
 - Optimal driving of Large Capacitive Loads
 - Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - Ring Oscillators

Propagation Delay in Multiple-Levels of Logic with Stage Loading



Assume all gates sized for equal worst-case rise/fall times


For n levels of logic between **A and **F****

$$t_{\text{PROP}} = \sum_{k=1}^n t_{\text{PROP}}(k)$$

Propagation Delay in Multiple-Levels of Logic with Stage Loading

Analysis strategy : Express delays in terms of those of reference inverter

Reference Inverter



Assume $\mu_n/\mu_p=3$
 $W_n=W_{\text{MIN}}, W_p=3W_{\text{MIN}}$

In 0.5u proc $t_{\text{REF}}=20\text{ps}$,
 $C_{\text{REF}}=4\text{fF}, R_{\text{PDREF}}=2.5\text{K}$

$$C_{\text{REF}}=C_{\text{IN}}=4C_{\text{OX}}W_{\text{MIN}}L_{\text{MIN}}$$

$$FI=1$$


$$R_{\text{PDREF}} = \frac{L_{\text{MIN}}}{\mu_n C_{\text{OX}} W_{\text{MIN}} (V_{\text{DD}} - V_{\text{Tn}})} \stackrel{V_{\text{Tn}}=.2V_{\text{DD}}}{=} \frac{L_{\text{MIN}}}{\mu_n C_{\text{OX}} W_{\text{MIN}} (0.8V_{\text{DD}})}$$

$$t_{\text{REF}}=t_{\text{HLREF}}+t_{\text{LHREF}}=2R_{\text{PDREF}}C_{\text{REF}}$$

$$L_n=L_p=L_{\text{MIN}}$$

(Note: This C_{OX} is somewhat larger than that in the 0.5u ON process)

Propagation Delay in Multiple-Levels of Logic with Stage Loading



Assume:

- all gates sized for equal worst-case rise/fall times
- all gates sized to have rise and fall times equal to that of ref inverter when driving C_{REF}


Observe:

- Propagation delay of these gates will be scaled by the ratio of the total load capacitance on each gate to C_{REF}

What loading will a gate see?

- Input capacitance to other gates
- Any load capacitors
- Parasitic interconnect capacitances

Propagation Delay with Stage Loading



$$t_{REF} = 2R_{PDref} C_{REF}$$

$$C_{REF} = 4C_{OX} W_{MIN} L_{MIN}$$

FI of a capacitor

$$FI_C = \frac{C}{C_{REF}}$$

FI of a gate (input k)

$$FI_G = \frac{C_{INk}}{C_{REF}}$$

FI of an interconnect

$$FI_I = \frac{C_{INI}}{C_{REF}}$$

Overall FI

$$FI = \frac{\sum_{\text{Gates}} C_{INGi} + \sum_{\text{Capacitances}} C_{INCi} + \sum_{\text{Interconnects}} C_{INIi}}{C_{REF}}$$

FI can be expressed either in units of capacitance or normalized to C_{REF}


Most commonly FI is normalized but must determine from context

If gates sized to have same drive as ref inverter

$$t_{prop-k} = t_{REF} \cdot FI_{LOAD-k}$$

Propagation Delay in Multiple-Levels of Logic with Stage Loading

Example




Assume all gates sized for equal worst-case rise/fall times

Assume all gate drives are the same as that of reference inverter

Neglect interconnect capacitance, assume load of $10C_{REF}$ on F output

Determine propagation delay from A to F

Propagation Delay in Multiple-Levels of Logic with Stage Loading



$$FI_{NOR} = \left(\frac{3k+1}{4} \right) C_{REF}$$

$$FI_{NAND} = \left(\frac{3+k}{4} \right) C_{REF}$$

Assume all gates sized for equal worst-case rise/fall times

Assume all gate drives are the same as that of reference inverter

Neglect interconnect capacitance, assume load of $10C_{REF}$ on F output

Determine propagation delay from A to F

What loading will a gate see?

Derivation:

$$FI_2 = \frac{6}{4} C_{REF}$$


$$FI_3 = C_{REF} + \frac{7}{4} C_{REF}$$

$$FI_4 = \frac{7}{4} C_{REF} + \frac{13}{4} C_{REF}$$

$$FI_{LOAD} = FI_{"5"} = 10C_{REF}$$

Propagation Delay in Multiple-Levels of Logic with Stage Loading

Example



Assume all gates sized for equal worst-case rise/fall times

Assume all gate drives are the same as that of reference inverter

Neglect interconnect capacitance, assume load of $10C_{REF}$ on F output

Determine propagation delay from A to F

DERIVATIONS

$$FI_2 = \frac{6}{4} C_{REF}$$

$$FI_3 = C_{REF} + \frac{7}{4} C_{REF}$$

$$FI_4 = \frac{7}{4} C_{REF} + \frac{13}{4} C_{REF}$$

$$FI_5 = 10 C_{REF}$$

$$t_{PROP1} = \frac{6}{4} t_{REF}$$

$$t_{PROP2} = \left(1 + \frac{7}{4}\right) t_{REF}$$


$$t_{PROP3} = \left(\frac{7}{4} + \frac{13}{4}\right) t_{REF}$$

$$t_{PROP4} = 10 t_{REF}$$

$$t_{PROP} = \sum_{k=1}^n t_{PROPK} = t_{REF} \sum_{k=1}^n FI_{(k+1)} = t_{REF} \left(\frac{6}{4} + \frac{11}{4} + \frac{20}{4} + 10 \right) = t_{REF} (19.25)$$

Propagation Delay Through Multiple Stages of Logic with Stage Loading

(assuming gate drives are all same as that of reference inverter)



Identify the gate path from A to F

$$t_{\text{PROP}k} = t_{\text{REF}} F_{I(k+1)}$$

Propagation delay from A to F:

$$t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n F_{I(k+1)}$$

This approach is analytically manageable, provides modest accuracy and is “faithful”


Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
- Propagation Delay
 - Simple analytical models
 - Elmore Delay
- Sizing of Gates
- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
 - Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - Ring Oscillators

→ **done**

→ **partial**

What if the propagation delay is too long (or too short)?



Propagation delay from A to F:

$$t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n F_{1(k+1)}$$


$$t_{\text{PROP}k} = t_{\text{REF}} F_{1(k+1)}$$

Recall:


Device Sizing

Multiple Input Gates:


2-input NOR




2-input NAND



k-input NOR



k-input NAND



Equal Worst Case Rise/Fall (and equal to that of ref inverter when driving C_{REF})

$$W_n = ?$$

$$W_p = ?$$

consider the fine print !

Fastest response (t_{HL} or t_{LH}) = ?

Worst case response (t_{PROP} , usually of most interest)?

Input capacitance (FI) = ?

Minimum Sized (assume driving a load of C_{REF})

$$W_n = W_{min}$$

$$W_p = W_{min}$$

Fastest response (t_{HL} or t_{LH}) = ?

Slowest response (t_{HL} or t_{LH}) = ?

Worst case response (t_{PROP} , usually of most interest)?

Input capacitance (FI) = ?

Recall:

Device Sizing

Equal Worst Case Rise/Fall

(and equal to that of ref inverter when driving C_{REF})

Multiple Input Gates: 2-input NOR

(n-channel devices sized same, p-channel devices sized the same)

Assume $L_n=L_p=L_{min}$ and driving a load of C_{REF}

$W_n=?$

$W_p=?$

Input capacitance = ?


FI=?

$t_{PROP}=?$ (worst case)

$$W_n=W_{MIN}$$

$$W_p=6W_{MIN}$$

DERIVATIONS



One degree of freedom was used to satisfy the constraint indicated


Other degree of freedom was used to achieve equal rise and fall times

$$C_{INA}=C_{INB}=C_{OX}W_{MIN}L_{MIN}+6C_{OX}W_{MIN}L_{MIN}=7C_{OX}W_{MIN}L_{MIN}=\left(\frac{7}{4}\right)4C_{OX}W_{MIN}L_{MIN}=\left(\frac{7}{4}\right)C_{REF}$$

$$FI=\left(\frac{7}{4}\right)C_{REF} \quad \text{or} \quad FI=\frac{7}{4}$$

$$t_{PROP}=t_{REF} \quad (\text{worst case})$$

Overdrive Factors




Example: Determine t_{prop} in 0.5u process if $C=10\text{pF}$ In 0.5u proc $t_{\text{REF}}=20\text{ps}$,
 $C_{\text{REF}}=4\text{fF}$, $R_{\text{PDREF}}=2.5\text{K}$

$$t_{\text{PROP}} = t_{\text{REF}} \cdot \text{FI} = t_{\text{REF}} \cdot \frac{10\text{pF}}{4\text{fF}} = t_{\text{REF}} \cdot 2500$$

$$t_{\text{PROP}} = 20\text{ps} \cdot 2500 = 50\text{nsec}$$

Note this is unacceptably long !

Overdrive Factors



Scaling widths of ALL devices by constant ($W_{\text{scaled}} = W \times \text{OD}$) will change “drive” capability relative to that of the reference inverter but not change relative value of t_{HL} and t_{LH}

$$R_{\text{PD}} = \frac{L_1}{\mu_n C_{\text{OX}} W_1 (V_{\text{DD}} - V_{\text{Tn}})}$$



$$R_{\text{PDOD}} = \frac{L_1}{\mu_n C_{\text{OX}} [\text{OD} \cdot W_1] (V_{\text{DD}} - V_{\text{Tn}})} = \frac{R_{\text{PD}}}{\text{OD}}$$

$$R_{\text{PU}} = \frac{L_2}{\mu_p C_{\text{OX}} W_2 (V_{\text{DD}} + V_{\text{Tp}})}$$



$$R_{\text{PUOD}} = \frac{L_2}{\mu_p C_{\text{OX}} [\text{OD} \cdot W_2] (V_{\text{DD}} + V_{\text{Tp}})} = \frac{R_{\text{PU}}}{\text{OD}}$$



Scaling widths of ALL devices by constant will change FI by OD

$$C_{\text{IN}} = C_{\text{OX}} (W_1 L_1 + W_2 L_2)$$



$$C_{\text{INOD}} = C_{\text{OX}} ([\text{OD} \cdot W_1] L_1 + [\text{OD} \cdot W_2] L_2) = \text{OD} \cdot C_{\text{IN}}$$

Overdrive Factors




Example: Determine t_{prop} in 0.5u process if $C=10\text{pF}$ and $\text{OD}=1000$

$$t_{\text{PROP}} = t_{\text{REF}} \cdot \text{FI} \cdot \frac{1}{\text{OD}} = t_{\text{REF}} \cdot \frac{10\text{pF}}{4\text{fF}} = t_{\text{REF}} \cdot 2500$$

$$t_{\text{PROP}} = t_{\text{REF}} \cdot \text{FI} \cdot \frac{1}{\text{OD}} = t_{\text{REF}} \cdot \frac{10\text{pF}}{4\text{fF}} \cdot \frac{1}{1000} = t_{\text{REF}} \cdot 2.5$$

Note sizing the inverter with the OD improved delay by a factor of 1000 !


Overdrive Factors



- By definition, the factor by which the W/L of all devices are scaled above those of the reference inverter is termed the overdrive factor, OD
- Scaling widths by overdrive factor **DECREASES** resistance by same factor
- Scaling all widths by a constant does not compromise the symmetry between the rise and fall times (i.e. $t_{HL}=t_{LH}$)
- Judicious use of overdrive can dramatically improve the speed of digital circuits
- Large overdrive factors are often used
- Scaling widths by overdrive factor **INCREASES** input capacitance by same factor - **So is there any net gain in speed?**

Propagation Delay with Over-drive Capability

Overdrive



$$t_{HL} = t_{LH} = \frac{R_{PDREF}}{OD} C_L$$

$$t_{PROP} = t_{HL} + t_{LH} = 2 \frac{R_{PDREF} C_L}{OD} = \frac{t_{REF}}{OD}$$

Asymmetric Overdrive

Define the Asymmetric Overdrive Factors of the stage to be the factor by which PU and PD resistors are scaled relative to those of the reference inverter.

$$R_{PDEFF} = \frac{R_{PDREF}}{OD_{HL}}$$

$$R_{PUEFF} = \frac{R_{PUREF}}{OD_{LH}}$$


$$t_{HL} = \frac{R_{PDREF}}{OD_{HL}} C_L$$

$$t_{LH} = \frac{R_{PDREF}}{OD_{LH}} C_L$$

$$t_{PROP} = t_{HL} + t_{LH} = \frac{R_{PDREF}}{OD_{HL}} C_L + \frac{R_{PDREF}}{OD_{LH}} C_L = R_{PDREF} C_L \left[\frac{1}{OD_{HL}} + \frac{1}{OD_{LH}} \right] = \frac{t_{REF}}{2} \left[\frac{1}{OD_{HL}} + \frac{1}{OD_{LH}} \right] F_{IL}$$

Propagation Delay with Over-drive Capability

Overdrive



If inverter with OD is sized for equal rise/fall, $OD_{HL}=OD_{LH}=OD$


$$t_{PROP}=R_{PDREF}C_L\left[\frac{1}{OD_{HL}}+\frac{1}{OD_{LH}}\right]=R_{PDREF}C_L\frac{2}{OD}=t_{REF}\frac{F_{IL}}{OD}$$

OD may be larger or smaller than 1


Propagation Delay with Over-drive Capability

Example


Compare the propagation delays. Assume the OD is 900 in the third case and 30 in the fourth case. Don't worry about the extra inversion at this time.




$$t_{PROP} = 900t_{REF}$$



$$t_{PROP} = t_{REF} + 900t_{REF} = 901t_{REF}$$



$$t_{PROP} = 900t_{REF} + t_{REF} = 901t_{REF}$$




$$t_{PROP} = 30t_{REF} + 30t_{REF} = 60t_{REF}$$

- **Dramatic reduction in t_{PROP} is possible** (input is driving same in last 3 cases)
- **Will later determine what optimal number of stages and sizing is**

Driving Large Capacitive Loads

Example



Assume $C_L = 1000C_{REF}$


Assume driving by a
reference inverter

$t_{PROP} = ?$

In 0.5u proc $t_{REF} = 20ps$,
 $C_{REF} = 4fF, R_{PDREF} = 2.5K$

Driving Large Capacitive Loads

Example



Assume $C_L = 1000C_{REF}$

$$t_{PROP} = 1000t_{REF}$$


t_{PROP} is too long !

In 0.5u proc $t_{REF} = 20ps$,
 $C_{REF} = 4fF, R_{PDREF} = 2.5K$

Driving Large Capacitive Loads

Example

Assume $C_L = 1000C_{REF}$



$$t_{PROP} = ?$$

$$t_{PROP} = t_{REF} \sum_{k=1}^2 \frac{F_{I(k+1)}}{OD_k}$$

$$t_{PROP} = t_{REF} \left(\frac{1}{1} 1000 + \frac{1}{1000} 1000 \right) = t_{REF} (1000 + 1)$$


$$t_{PROP} = t_{REF} (1001)$$

Delay of second inverter is really small but overall delay is even longer than before!

Driving Large Capacitive Loads

Example

Assume $C_L = 1000C_{REF}$




Assume first stage is a reference inverter

$$t_{PROP} = t_{REF} \sum_{k=1}^3 \frac{F_{I(k+1)}}{OD_k}$$
$$t_{PROP} = t_{REF} \left(\frac{1}{1} 10 + \frac{1}{10} 100 + \frac{1}{100} 1000 \right) = t_{REF} (10 + 10 + 10)$$
$$t_{PROP} = 30t_{REF}$$

Dramatic reduction in propagation delay (over a factor of 30!)

What is the fastest way to drive a large capacitive load?

Optimal Driving of Capacitive Loads



Need to determine the number of stages, n , and the OD factors for each stage to minimize t_{PROP}

$$t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n \frac{F_{I(k+1)}}{\text{OD}_k} \longrightarrow t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n \frac{\theta_k}{\theta_{k-1}}$$


$$\text{where } \theta_0 = 1, \theta_n = C_L / C_{\text{REF}}$$

This becomes an n -parameter optimization (minimization) problem !


Unknown parameters: $\{\theta_1, \theta_2, \dots, \theta_{n-1}, n\}$

An n -parameter nonlinear optimization problem is generally difficult !!!!

Optimal Driving of Capacitive Loads



Order reduction strategy : Assume overdrive of stages increases by the same factor clear until the load



This becomes a 2-parameter optimization (minimization) problem !


Unknown parameters: $\{\theta, n\}$

One constraint : $\theta^n C_{\text{REF}} = C_L$



One degree of freedom

Optimal Driving of Capacitive Loads



$$t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n \frac{\theta_k}{\theta_{k-1}}$$



$$t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n \frac{\theta^k}{\theta^{k-1}}$$

$$\theta^n C_{\text{REF}} = C_L$$

$$t_{\text{PROP}} = t_{\text{REF}} n\theta$$

$$\left. \begin{array}{l} t_{\text{PROP}} = t_{\text{REF}} n\theta \\ \theta^n C_{\text{REF}} = C_L \end{array} \right\}$$


Unknown parameters: $\{\theta, n\}$

$$\theta^n C_{\text{REF}} = C_L \longrightarrow n = \frac{1}{\ln(\theta)} \ln\left(\frac{C_L}{C_{\text{REF}}}\right)$$

Thus obtain an expression for t_{PROP} in terms of only θ

$$t_{\text{PROP}} = t_{\text{REF}} \frac{\theta}{\ln(\theta)} \left[\ln \frac{C_L}{C_{\text{REF}}} \right]$$

Optimal Driving of Capacitive Loads




Is suffices to minimize the function $f(\theta) = \frac{\theta}{\ln(\theta)}$

$$\frac{df}{d\theta} = \frac{\ln(\theta) - \theta \cdot \left(\frac{1}{\theta} \right)}{(\ln(\theta))^2} = 0$$

$$\ln(\theta) - 1 = 0 \quad \rightarrow \quad \theta = e$$

$$n = \frac{1}{\ln(\theta)} \ln \left(\frac{C_L}{C_{REF}} \right) \quad \rightarrow \quad n = \ln \left(\frac{C_L}{C_{REF}} \right)$$

Optimal Driving of Capacitive Loads




$$\theta_{OPT} = e$$

$$n_{OPT} = \ln\left(\frac{C_L}{C_{REF}}\right)$$

$$t_{PROP} = t_{REF} \frac{\theta}{\ln(\theta)} \left[\ln \frac{C_L}{C_{REF}} \right]$$


$$t_{PROP} = t_{REF} e \left[\ln \frac{C_L}{C_{REF}} \right] = n \theta t_{REF}$$

Optimal Driving of Capacitive Loads




- minimum at $\theta=e$ but shallow inflection point for $2<\theta<3$
- practically pick $\theta=2$, $\theta=2.5$, or $\theta=3$
- since optimization may provide non-integer for n , must pick close integer

Optimal Driving of Capacitive Loads



- Often termed a pad driver
- Often used to drive large internal busses as well
- Generally included in standard cells or in cell library
- Device sizes can become very large
- Odd number of stages will cause signal inversion but usually not a problem

Optimal Driving of Capacitive Loads



Example: Design a pad driver for driving a load capacitance of 10pF, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter.


*In 0.5u proc $t_{REF}=20ps$,
 $C_{REF}=4fF, R_{PDREF}=2.5K$*

$$n_{OPT} = \ln\left(\frac{C_L}{C_{REF}}\right) = \ln\left(\frac{10pF}{4fF}\right) = 7.8$$

Select $n=8$, $\theta=2.5$

$$W_{nk} = 2.5^{k-1} \cdot W_{REF}, \quad W_{pk} = 3 \cdot 2.5^{k-1} \cdot W_{REF}$$

Optimal Driving of Capacitive Loads



Example: Design a pad driver for driving a load capacitance of 10pF, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter.

In 0.5u proc $t_{REF}=20ps$,
 $C_{REF}=4fF, R_{PDREF}=2.5K$


$$W_{nk} = 2.5^{k-1} \cdot W_{REF}, \quad W_{pk} = 3 \cdot 2.5^{k-1} \cdot W_{REF}$$

$$W_{REF} = W_{MIN} \quad L_n = L_p = L_{MIN}$$

k	n-channel		p-channel	
1	1	W_{MIN}	3	W_{MIN}
2	2.5	W_{MIN}	7.5	W_{MIN}
3	6.25	W_{MIN}	18.75	W_{MIN}
4	15.6	W_{MIN}	46.9	W_{MIN}
5	39.1	W_{MIN}	117.2	W_{MIN}
6	97.7	W_{MIN}	293.0	W_{MIN}
7	244.1	W_{MIN}	732.4	W_{MIN}
8	610.4	W_{MIN}	1831.1	W_{MIN}

Note devices in last stage are very large !

Optimal Driving of Capacitive Loads



Example: Design a pad driver for driving a load capacitance of 10pF, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter.

In 0.5u proc $t_{\text{REF}}=20\text{ps}$,
 $C_{\text{REF}}=4\text{fF}$, $R_{\text{PDREF}}=2.5\text{K}$


$$W_{nk}=2.5^{k-1} \cdot W_{\text{REF}}, \quad W_{pk}=3 \cdot 2.5^{k-1} \cdot W_{\text{REF}}$$

$$t_{\text{PROP}} \cong n\theta t_{\text{REF}} = 8 \cdot 2.5 \cdot t_{\text{REF}} = 20t_{\text{REF}}$$

More accurately:

$$t_{\text{PROP}} = t_{\text{REF}} \left(\sum_{k=1}^7 \theta + \frac{1}{\theta^7} \frac{C_L}{C_{\text{REF}}} \right) = t_{\text{REF}} \left(17.5 + \frac{1}{610} 2500 \right) = 21.6t_{\text{REF}}$$

Optimal Driving of Capacitive Loads



Example: Design a pad driver for driving a load capacitance of 10pF, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter.

In 0.5u proc $t_{\text{REF}}=20\text{ps}$,
 $C_{\text{REF}}=4\text{fF}$, $R_{\text{PDREF}}=2.5\text{K}$

$$W_{\text{nk}} = 2.5^{k-1} \cdot W_{\text{REF}}, \quad W_{\text{pk}} = 3 \cdot 2.5^{k-1} \cdot W_{\text{REF}}$$


If driven directly with the minimum-sized reference inverter

$$t_{\text{PROP}} = t_{\text{REF}} \frac{C_L}{C_{\text{REF}}} = 2500 t_{\text{REF}}$$


Note an improvement in speed by a factor of

$$r = \frac{2500}{20} = 125$$

Pad Driver Size Implications



Consider a 7-stage pad driver and assume $\theta = 3$







6



7



Area of Last Stage Larger than that of all previous stages combined!



End of Lecture 41