## EE 330 Lecture 6

- Pass Transistor Logic
- Improved Switch-Level Model
- Propagation Delay

### → Pass Transistor Logic

- Improved Switch-Level Model
- Propagation Delay
- Stick Diagrams
- Technology Files

## Consider $\mathbf{Y} = \mathbf{A} \bullet \mathbf{B}$


**Standard CMOS Implementation** 



**2 levels of Logic** 


6 Transistors if Basic CMOS Gates are Used

Basic noninverting functions generally require more complexity if basic CMOS gates are used for implementation



 $\mathbf{Y} = \mathbf{A} \bullet \mathbf{B}$ 

Requires only 2 transistors rather than 6 for a standard CMOS gate (and a resistor).




**Even simpler pass transistor logic implementations are possible** 

**Requires only 1 transistor (and a resistor).** 




Will see later that the area of a single practical resistor for this circuit may be comparable to that needed for hundreds or even thousands of transistors




- May be able to replace resistor with transistor (one of several ways shown)
- But high logic level can not be determined with existing device model (or even low logic level for circuit on right)
- Power dissipation can not be determined with existing device model for circuit on right

Better device model is needed (Power? Signal Swing? Speed?)



6 transistors, 1 resistor, two levels of logic

(the 4 transistors in the two inverters are not shown)



2 transistors, 1 resistor, one level of logic

## Pass Transistor Logic $A \xrightarrow{B} Y = A \cdot B$ $R \xrightarrow{R}$ Requires only 1 transistor (and a resistor)

- Pass transistor logic can offer significant reductions in complexity for some functions (particularly noninverting)
- Resistor may require more area than several hundred or even several thousand transistors
- Signal levels may not go to  $V_{\text{DD}}$  or to 0V
- Static power dissipation may not be zero
- Signals may degrade unacceptably if multiple gates are cascaded
- -"resistor" often implemented with a transistor to reduce area but signal swing and power dissipation problems still persist
- Pass transistor logic is widely used

## Logic Design Styles


- Several different logic design styles are often used throughout a given design (3 considered thus far)
  - Static CMOS
  - Complex Logic Gates
  - Pass Transistor Logic
- The designer has complete control over what is placed on silicon and governed only by cost and performance
- New logic design strategies have been proposed recently and others will likely emerge in the future
- The digital designer needs to be familiar with the benefits and limitations of varying logic styles to come up with a good solution for given system requirements

- Pass Transistor Logic
- Improved Switch-Level Model
  - Propagation Delay
  - Stick Diagrams
  - Technology Files

# Source

- Simple model of MOSFET was developed (termed switch-level model)
- Simple gates designed in CMOS Process were introduced
  - Some have zero power dissipation
  - Some have or appeared to have rail to rail logic voltage swings
  - All appeared to be Infinitely fast
  - Logic levels of some can not be predicted with simple model
  - Simple model is not sufficiently accurate to provide insight relating to some of these properties
- MOSFET modeling strategy
  - hierarchical model structure will be developed
  - generally use simplest model that can be justified

## **MOS Transistor Models**



Advantages:

1,

Switch-Level model

Simple, does not require understanding of semiconductor properties, does not depend upon process, adequate for understanding basic operation of many digital circuits

#### Limitations:

Does not provide timing information (surfaced when looking at static CMOS circuits, and several others that have not yet become apparent from the applications that have been considered) and can not support design of "resistor" used in Pass Transistor Logic

## **Improved Device Models**

With the simple switch-level model, it was observed that basic static CMOS logic gates have the following three properties:

- Rail to rail logic swings
- Zero static power dissipation in both Y=1 and Y=0 states
- Arbitrarily fast (too good to be true? will consider again with better model)


It can be shown that the first two properties are nearly satisfied in actual fabricated circuits with p-channel/n-channel PU/PD logic but though the circuits are fast, they are observably not arbitrarily fast

None of these properties are observed for some logic styles such as Pass Transistor Logic

## Will now extend switch-level model to predict speed of basic gates in static CMOS and logic levels and power dissipation in PTL


Device Models and Operation

#### Recall MOS Transistor Qualitative Discussion of n-channel Operation



This was the first model introduced and was termed the basic switch-level mode

### MOS Transistor Qualitative Discussion of n-channel Operation




#### Conceptual view of basic switch-level model

## MOS Transistor Qualitative Discussion of n-channel Operation

Drain

Source


**Bulk** 





- Region under gate termed the "channel" ٠
- When "resistor" is electrically created, it is termed an "inversion region" ٠

## MOS Transistor Qualitative Discussion of n-channel Operation




For V<sub>GS</sub> large


- Electrically created inversion layer forms a "thin "film" resistor
- Capacitance from gate to <u>channel region</u> is distributed
- Lumped capacitance much easier to work with

## Discrete Resistors often use thin films too though not electrically created


• Thin-film spiral wound




Carbon composition



## Improved Switch-Level Model




- Connect the gate capacitance to the source to create lumped model
- Still neglect bulk connection




Switch-level model including gate capacitance and channel resistance

## Improved Switch-Level Model




## Improved Switch-Level Model



 $C_{GS}$  and  $R_{SW}$  dependent upon device sizes and process For minimum-sized devices in a 0.5u process  $C_{GS} \cong 1.5 \text{fF}$   $R_{sw} \cong \begin{array}{c} 2K\Omega & n-channel \\ 6K\Omega & p-channel \end{array}$ 


Considerable emphasis will be placed upon device sizing to manage  $C_{GS}$  and  $R_{SW}$ 

## Is a capacitor of 1.5fF small enough to be neglected?



#### Area allocations shown to relative scale:

## Is a capacitor of 1.5fF small enough to be neglected?





Area allocations shown to relative scale:

- Not enough information at this point to determine whether this very small capacitance can be neglected
- Will answer this important question later


## Model Summary (for n-channel)

1, Switch-Level model





#### 2, Improved switch-level model




Switch closed for  $V_{GS}$ = large Switch open for  $V_{GS}$ = small

#### Other models will be developed later

- Pass Transistor Logic
- Improved Switch-Level Model
- Propagation Delay
  - Stick Diagrams
  - Technology Files

## Example What are t<sub>HL</sub> and t<sub>LH</sub>?


Assume V<sub>DD</sub>=5V



With basic switch level model ?

With improved switch level model?


## Example




#### Inverter with basic switch-level model


## Example What are t<sub>HL</sub> and t<sub>LH</sub>?

Α




With basic switch level model






t<sub>HL</sub>=t<sub>LH</sub>=0

With simple switch-level model  $t_{HL}=t_{LH}=0$ 




Inverter

With improved model ?





#### Inverter with improved model




#### **Inverter with Improved Model**

With improved model **t<sub>HL</sub>=?** 






To initiate a HL output transisition, assume Y has been in the high state for a long time and lower switch closes at time t=0



5V is the initial condition on C<sub>1</sub>



#### Recognize as a first-order RC network

Recall: Step response of any first-order network with LHP pole can be written as


$$\mathbf{y}(\mathbf{t}) = \mathbf{F} + (\mathbf{I} - \mathbf{F})\mathbf{e}^{-\frac{1}{\tau}}$$

where F is the final value, I is the initial value and T is the time constant of the circuit


(from Chapter 7 of Nilsson and Riedel)

For the circuit above, F=0, I=5 and  $\tau = R_{swn}C_{L}$ 


#### With improved model




how is t<sub>HL</sub> defined?




t<sub>HL</sub> as defined here has proved useful at analytically predicting response time of circuits




#### With improved model t<sub>I H</sub>=?





Assume output in low state for a long time and upper switch closes at time t=0




0V is the initial condition on  $C_L$ 


$$\mathbf{y}(\mathbf{t}) = \mathbf{F} + (I - \mathbf{F}) \mathbf{e}^{-\frac{\mathbf{t}}{\tau}}$$

For this circuit, F=5, I=0 and  $= R_{swp}C_{L}$ 

With improved model





how is t<sub>LH</sub> defined?



t<sub>LH</sub> as defined has proven useful for analytically predicting response time of circuits

$$V_{out}(t) = F + (I - F)e^{-\frac{t}{\tau}} \qquad \Longrightarrow \qquad F\left(1 - \frac{1}{e}\right) = F + (I - F)e^{-\frac{t_{LH}}{\tau}}$$






Note this circuit is quite fast !


Note that t<sub>HL</sub> is much shorter than t<sub>LH</sub>


Often C<sub>L</sub> will be even smaller and the circuit will be much faster !!

Summary: What is the delay of a minimum-sized inverter driving a 1pF load?



## Improved switch-level model





Switch closed for V<sub>GS</sub>= large

Switch open for  $V_{GS}$  = small

- Previous example showed why R<sub>sw</sub> in the model was important
- But of what use is the C<sub>GS</sub> which did not enter the previous calculations?

For minimum-sized devices in a 0.5u process

$$C_{gs} \cong 1.5 fF$$
  $R_{sw} \cong$   $\frac{2K\Omega n - channel}{6K\Omega p - channel}$ 

## **End of Lecture 6**