



HW 6

- Shown to the right is the p-version of the Widlar structure. Suppose we want an I_{ref} of 10 μA . The desired V_{eff} for M1, M2, and M4 are all 0.5V. For convenience we want M3 to have $V_{eff} = 0.25 V$. For better robustness, we want to use $L=4L_{min}$.



- Finish the design for M1-M4 and R.
- Design a start-up circuit. Size M5 and M6 to have W_{min} and large L so that current very small ($<1\mu A$), and that V_{g7} is about $V_{g4} - |V_{tp}| + V_{eff4}/2$. Size M7 to be minimum size. Explain how the start-up circuit works.
- Enter your design into Cadence. Adjust R to achieve approximately the right I_{ref} in DC analysis with $V_{DD}=5V$.
- Do a transient simulation to gradually ramp up V_{DD} from 0V to 6V in 0.1 second. (This is simulating the power up process.)
- Plot I_{d1} , I_{d7} , I_{d5} , and V_{DD} vs time. Comment on the graph.

- Shown to the right is a self-biased cascoded I_{ref} generator. We want: $I_{ref} \approx 10\mu A$, $V_{eff} \approx 0.5V$ and $L=4L_{min}$ for M1, M7 and M8, $V_{eff} \approx 0.25V$ and $L=2L_{min}$ for M2, M3, M4, M5, and M6. M9 to M12 are up to you. Size all transistors and R_{ss} . Ensure all transistors to be in saturation. What is the smallest V_{DD} that can be used? Add a suitable start-up circuit. Describe advantages and disadvantages of this I_{ref} generator as compared to the one in problem 1.



- 7.4
- 7.8
- 7.12
- 7.17