

# Quick Tour of Advanced Design System

June 2003

#### Notice

The information contained in this document is subject to change without notice.

Agilent Technologies makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Agilent Technologies shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

#### Warranty

A copy of the specific warranty terms that apply to this software product is available upon request from your Agilent Technologies representative.

#### **Restricted Rights Legend**

Use, duplication or disclosure by the U. S. Government is subject to restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 for DoD agencies, and subparagraphs (c) (1) and (c) (2) of the Commercial Computer Software Restricted Rights clause at FAR 52.227-19 for other agencies.

Agilent Technologies 395 Page Mill Road Palo Alto, CA 94304 U.S.A.

Copyright © 1998-2003, Agilent Technologies. All Rights Reserved.

#### Acknowledgments

Mentor Graphics is a trademark of Mentor Graphics Corporation in the U.S. and other countries.

 $Microsoft^{\$}, Windows^{\$}, MS Windows^{\$}, Windows NT^{\$}, and MS-DOS^{\$}$  are U.S. registered trademarks of Microsoft Corporation.

Pentium<sup>®</sup> is a U.S. registered trademark of Intel Corporation.

PostScript<sup>®</sup> and Acrobat<sup>®</sup> are trademarks of Adobe Systems Incorporated.

UNIX<sup>®</sup> is a registered trademark of the Open Group.

# Contents

1	Using Projects in ADS	
	Creating Projects	1-2 1-3
	Sharing Projects	1-4
2	Using Designs in ADS	
	Creating Designs	2-2
	Listing Designs	2-3
	Opening Designs	2-5
	Adding Components	2-6
	Drawing Shapes	2-7
	Synchronizing Designs	2-9
	Synchronization Modes	2-10
	Documenting Designs	2-11
3	Simulating Designs in ADS	
	Simulation Wizard	3-2
	Analog/RF Simulation and Convergence	3-3
	DC Analysis	3-3
	Transient Analysis	3-4
	Harmonic Balance (HB)	3-4
	Common Circuit Simulation Methods	3-4
	Backward Euler	3-4
	Trapezoidal Rule	3-5
	Backward Difference Formulas (Gear's methods)	3-5
	Truncation Error	3-5
	Convergence Criteria	3-6
	Using Continuation Methods	3-6
	Preventing Convergence Problems	3-7
	Simulation Controllers	3-8
	Optimization & Statistical Design Controllers	3-9
	Nominal Optimization	3-9
	Yield Analysis	3-10
	Design of Experiments	3-10
4	Analyzing Results in ADS	
	Creating Data Displays	4-2
	Viewing Results	4-4
	Display Options	4-5
	Using Functions	4-5

#### 5 ADS Inputs and Outputs

	Translating Series IV Projects and Designs	5-1
	Translating MDS Projects and Designs	5-2
	Formats for Design Exchange	5-3
	Drawing Exchange Format (DXF)	5-3
	Engineering Graphics System (EGS)	5-3
	GDSII Stream Format (Calma)	5-4
	Gerber	5-4
	Gerber Viewer	5-4
	HPGL/2	5-4
	Intermediate File Format (IFF)	5-5
	Initial Graphics Exchange Specification (IGES)	5-5
	Mask	5-5
	MGC/PCB	5-5
	Spice	5-5
	Formats for Data Transfer	5-6
6	ADS Simulation Controllers	
U	Dete Flow Simulation Controller	6 1
	Data Flow Simulation Controller	6.0
	AC Simulation Controller	0-Z
	AC Simulation Controller	0-3 6 4
	S-Falaineter Simulation Controller	0-4 6 5
	Figure Control Control Controller	6.6
	Advantages	6-6
	Auvantages	6.6
	Convergence	6 10
	Simulation Broose	6 11
	Simulation Stope	6-14
	Tunical Analyses	6 14
		6 15
	I SSP Simulation Controller	6-16
	XDB Simulation Controller	6_17
	Transient/Conv. Simulation Controller	6_18
	Transient Simulation and Convergence	6-18
	Transient Convergence Tins	6_10
	Typical Convergence Problems	6-20
	rypical Convergence i Toblettis Convergence Hinte	6-21
	Using Convolution	6.22
	Solving on Invalid Impulse Response	6-24
	Solving an invalu impulse Response	6.24
	Solving a Noncausal Impulse Response	0-20

#### 7 Additional Resources

Documentation	6-1
Website	6-1
Support Contacts	6-2
Index	

# **Chapter 1: Using Projects in ADS**

Advanced Design System uses projects to automatically organize and store the data generated when you create, simulate, and analyze designs to accomplish your design goals.

A project includes circuit, layout, simulation, analysis, and output information on the designs that you create, along with any links you add to other designs and projects.

Use the Main window to create and open projects. This window is displayed when you launch Advanced Design System.

	- Advanced Des	ign System (Main)
	<u>File View Tools Window Des</u>	sign <u>Ki</u> t <u>D</u> esignGuide <u>H</u> elp
	S 🖻 🖉 🔁	
	File Browser	Project Hierarchy
	🖻 🗁 Converters_prj	/a/new/wlv/madulce/d1/build/hped/bui
	1 <b>1</b>	
Simulation Data	⊞ 🗅 data	
Momentum Designs & Data		
Schematic & Layout Designs		
DSP Synthesis Data	— — ⊕ 🗅 synthesis	
Design Rule Checker Data	+ └──⊞ 🗅 verification	
	/a/new/wlv/madulce/d1/build/hped/k	ouilds/wlv/dev250/rday/debug/prod/example

## **Creating Projects**

Use the Main window to create a project that you can then use to organize your designs. A project includes circuit, layout, simulation, analysis, and output information on the designs that you create, along with any links you add to other designs and projects.

To create a project...

[	- Ac	lvanced Design System	(Main)					
1. Choose	<u>File View Tools V</u>	<u>Vindow DesignKit De</u>	signGuide	Help				
File > New	-	File Tear-off						
Project	<u>N</u> ew Project							
	Open Project							
	Example Project		d <i>i</i> fi	nped/bui				
	Copy Project		Now Projo	et.				
2. Enter	Delete Project		new Fruje	ι <b>ι</b>				
Project Name	Include/ <u>R</u> emove Proje	Name						
& Location —	Archive Project	/a/new/wlw/chico/d	) tr/	Browse				
	Unarchive Project	<u> </u>	· <b>-</b>					
	Close Project	Project Technology Files:						
	<u>N</u> ew Design	ADS Standard:	Length unitm:	il 🗸	View Details			
	Open Design	<u> </u>						
1	Copy Design							
1	Delete Design	ОК	Cancel		Help			
	<u>S</u> ave All							
	Close All							
	Import							
	Exit Advanced Design	System	Alt+F4					
	1. /a//debug/prod/ex	amples/Com_Sys/Conve	rters_prj					
	2. /a//examples/Mon	nentum/Antenna/Double	Patch_prj					
	3. /a//prod/examples	es/Com_Sys/widebandCDMA_prj						
	4. /a//opt/prod/exam	ples/CDMA/IS95A_FwdL	ink_prj					

# **Opening Projects**

Only one project can be open at a time. When you begin to open a project, you are prompted to save any changes you have made in the currently open project before it is closed automatically.

To open a project ...

- 1. Choose File > Open Project and use the dialog box to locate and open the project.
- 2. Use the File Browser pane of the Main window to locate the project and double-click to open it.

	Advanced Design System (Main)	•
	File <u>View Tools Window DesignKit</u> <u>DesignGuide</u>	lelp
	File Browser	
	⊞ □□ BER_prj	
	🗌 🛏 🕀 🛱 Blue Tooth_prj	
	🗌 🗕 🖽 cdmafilter_prj	
Double-click to	🛛 🛏 🗄 Co_Sim_prj	
open project		
	🗌 🗕 🖽 🗁 DeltaSigma_prj	
	III — ⊞ Cagsm prj	
	Double click to open	
	  /a/new/wlv/madulce/d1/build/hped/builds/wlv/dev250/rday/debug/prod/ex	ample

## **Sharing Projects**

Use the Main Window to reuse and share projects without having to manually include all the individual parts that make up a project.

• Add links to create a hierarchical project

Choose File > Include/Remove Projects and use the dialog box to locate and link to the project.

• Create a copy to replicate a project

Choose File > Copy Project and use the dialog box to locate and copy the project.

• Archive/Unarchive to transfer a compact project archive

Choose File > Archive Project and use the dialog box to locate and archive the project.

# **Chapter 2: Using Designs in ADS**

Advanced Design System uses designs to store the schematic and layout information you generate to accomplish your design goals.

A design can consist of a single schematic or layout, or it can be made up of a number of schematics and layouts embedded as subnetworks within a single design. All designs in a project can be displayed and opened directly from the Main window or from within a Design window.

In a Design window you can:

- Create and modify circuits and layouts
- Add variables and equations
- Place and configure components, shapes, and simulation controllers
- Specify layer and display preferences
- Include annotations using text and illustrations
- Generate layouts from schematics (and schematics from layouts)

The basic process of creating a design or layout is as illustrated:



## **Creating Designs**

You can create a new design (layout) using one of two ways:

- Choose Window > New Schematic in the Main window or File > New Design in the Schematic (Layout) window and use the dialog box to name the file you are creating.
- Choose Insert > Template in the Schematic window and select a template for the new file.

When you use a template, most of the initial setup and configuration for the schematic, the simulation, and the data analysis is done for you automatically.

To create a design...

	-	dvanced Design Syste	m (Main)	
	<u>File View Tools</u>	<u>Window</u> Design <u>Ki</u> t	DesignGuide	Help
Choose Window >		-	Window Tear-off	
New Schematic		New <u>S</u> chematic		Ctrl+Shift+N
	File Browser	New Layout		Ctrl+Shift+A
	🗏 🖂 🕀 🖽 🕀 🖿	New Data Display		
[ Con	verters_prj ] untitled2 (	Schematic):6		· 🗆
<u>File Edit Select View Insert Options To</u>	ools <u>L</u> ayout Si <u>m</u> ulat	e <u>W</u> indow D <u>y</u> namicL	ink <u>D</u> esignGuide	<u>H</u> elp
	<u>) [</u> 🕂 🔍	R 2 1 2 🕂		ð 🔟 🔨
Lumped-Components		- 圭 📟 🏥 📷	NAME 🕸 😲	<b>(</b>
Select: Enter the starting point 0 item	s symbo	ly 8.950, 1.425		in A/RF

# **Listing Designs**

Even after you close all Schematic and Layout windows, designs that you opened remain in memory until you explicitly clear them or exit the program.

To list designs...

- Choose the design from the Window menu in the Schematic (Layout) window.
- Double-click the Networks directory in the Main window to display all designs, and then double-click a design to list its schematic, layout, and hierarchical information.



To view the component hierarchy within a design, choose **Tools** > **Hierarchy** from the schematic window to display the Hierarchy dialog box for the design. To view the design hierarchies within a project, choose **View** > **Design Hierarchies** from the Main window to display the Design Hierarchies dialog box.

- Design Hierarchies												
ADC_with_clock_Demo												
ADC_with_clock_Demo (Schematic)												
LPF_EllipticTimed (1 instance) (Schematic)												
Timed Sink (4	TimedSink (4 instances) (Schematic)											
N_Tones (1 in	stance) (Schematic)											
Sinusoid (1 in:	stance) (Schematic)											
ADC_with_clo	ck_cosim (1 instance) (Schematic)											
sub_cloc	- Hierarchy:5											
DAC_Timed (												
	ADC_with_clock_cosim X5											
	VAR Frontier											
	VAR Gaussian256Codes VAR DistribforDNL											
	VAR DNLeffect											
	Port Outputcode											
J												
Note: displays the hi												
	OK Drint Hole											
OK												

# **Opening Designs**

You can use either the Main window or the Schematic (Layout) window to open a design (layout).

- Choose File > Open in the Schematic (Layout) window and use the dialog box to locate and open the design.
- Use the File Browser pane of the Main window to locate the design (layout) and double-click to open it.

To open a design ...



## **Adding Components**

You can place, connect, and configure the following items in the drawing area of your design window to create your design.

- Components
- Data items
- Measurement sources
- · Simulation controllers

You can also add entire circuits as subnetworks to create hierarchical designs. Keep in mind that when you begin a design using a template, most of the simulation and analysis setup and configuration is done for you automatically.

To add a component...

	-				[0	Converte	ers_prj	] untitlec	12 (Sc	hematic )	:6				- 1
	<u>File</u> Edit	Select	View	Insert	Options	Tools	Layou	ıt Si <u>m</u> u	late	<u>Window</u>	DynamicLink	<u>D</u> esign(	Guide	H	elp
		<b>É</b>		<b>!⇒)</b>	•••		<u></u>	••• Ø	{ <del>Q</del>	. <sup>*2</sup> Q <sup>-2</sup>	ર 🔁 🛃		- 🖷 🏦		•
	Lumped-Co	omponent:	s	4				Ā	<u>o</u>		🏨 📸 📐	, 👷	🗠 🔱 🗠		
1. Select Component 2. Define Orientation 3. Place Component 4. Edit Parameters	 			-					/					(17)	
	Select: Ent	er the sta	erting po	oint	0 it	ems		sym	body	6.575,	1.950		in	A/F	RF

## **Drawing Shapes**

To create a layout, you can draw and modify shapes in the drawing area of your design window to create your layout. You can also add Traces to represent electrical connectivity.

To place a shape:

• Choose the shape from the Draw menu or click the appropriate button on the toolbar

Draw the shape at the desired location in the drawing area.



#### To draw a shape...

Select the shape and	To draw
1. Click to start the first segment	Polygon
<b>2.</b> Click to end a segment and start a new segment	
${f 3.}$ Double-click to complete the shape	
1. Click to start the first segment	Polyline
<b>2.</b> Click to end a segment and start a new segment	
${f 3.}$ Double click to end the last segment	
${f 1.}$ Click to mark the first corner	Rectangle
2. Drag to define the rectangle	
${f 3.}$ Click to mark the second corner	
1. Click to mark the center	Circle
<b>2.</b> Click to mark a point on the perimeter	
1. Click to mark the location	Text
2. Start typing	
1. Select a corner type	Path
<b>2.</b> Enter width and corner cutoff ratio	
3. Click to mark the start	
4. Click to mark the end	
1. Click to mark the start	Arc
2. Click to mark the center	
0	

 $3. \ {\rm Click} \ {\rm to} \ {\rm mark} \ {\rm the} \ {\rm end}$ 

# Synchronizing Designs

Use Design Synchronization (Schematic window > Layout > Generate/Update Layout OR Layout window > Schematic > Generate/Update Schematic) to generate and synchronize your schematic and layout artworks and symbols. The window where you invoke the synchronization operation acts as the source from which the destination representation is generated or updated.

	Generate/Update Layout:6	
	Starting Component	Equivalent Component —
	P1         Options         Image: Component in the second s	Status       not created       X-Coordinate       0. 01       Y-Coordinate       0. 02
Port P1 Num=1	L L L1 L1.0 nH R= R=	C2 L Port C2 L Port C=1.0 pF L3 P2 L=1.0 nH Nun R=
		₩ ₩ ₽2

#### **Synchronization Modes**

The synchronization can be complete or incremental and can be done to and from a schematic and a layout.

Update	Place Component
Update a previously generated design by placing components that have been modified.	Place items that have no counterparts in the other representation.
Components with fixed location status are not moved.	Use the "Current Rep only" component placement mode
	"Wire guides" show connectivity in the other representation
	Use the "Options > Variables" command to override the default resolution path for variable- and substrate- references
	Update Update a previously generated design by placing components that have been modified. Components with fixed location status are not moved.

## **Documenting Designs**

Advanced Design System includes a documentation tool for creating HTML documents using the designs and results within a project. This "Electronic Notebook" generation tool can be used to:

- Capture schematic, layout, and data display images in a project, and import images from other sources.
- Generate html documentation that can be distributed and viewed outside of ADS.

To document designs...



Using Designs in ADS

# **Chapter 3: Simulating Designs in ADS**

Advanced Design System provides controllers that you can add and configure to simulate, optimize, and test your designs.

A DSP design simulation requires a Data Flow Controller while an Analog/RF design simulation requires one or more of various controllers. You can either add and configure the appropriate controllers or you can insert a template (choose Insert > Template from a Schematic window) that contains the appropriate controllers.

To simulate a design...

	<pre> [integrator_prj] integrator1_complete * (READ-ONLY) (Schematic):1</pre>					
	File         Edit         Select         View         Insert         Options         Tools         Layout         Simulate         Window         DynamicLink         DesignGuide         Help	l				
	Common Components					
1. Click and place controller ——	DF Data How Controller:1	Level,				
2. Click to edit	Image: Dimension of the state of the sta					
3. Click to simulate	Image: Start     0. ①					
design —	Operative     DefaultTimeStop     100.0     usec       UpSmpl     Wavfin     OK     Apply     Cancel	1.4				
-	Edit Param: Enter component location DF DF1 wire 4.375, 9.000 4.625, 0.000 in DS	31				



The status of the simulation is displayed in a message window.

Click to see information on simulation and convergence issues and tips for Analog/RF Simulation.

## **Simulation Wizard**

Advanced Design System also provides a step-by step interface for circuit simulation. This "Smart Simulation Wizard" can be used to:

- Create circuit schematics
- Set up and run simulations
- Display simulation results

#### To "smart" simulate a design...

- Simulate Tear-off		
Simulate	- Smart Simulation Quick Help:1	
Simulation Setup Stop and <u>R</u> elease Simulator	Welcome to the Smart Simulation Wizard	
Tuning Smart Simulation Wizard F - Step 1 Select one of the following a This determines the appropri Type of Application Device Characterization BJT Characterization MOSFET Characteriza Amplifier	The Smart Simulation Wizard is a step-by-step guide to ADS circuit simulation. It helps you create circuit schematics, set up and run simulations, and display simulation results.         Select Type of Application         In Step 1, you are expected to select an application type. According to your selection, the Smart Simulation Wizard will offer the appropriate schematic configuration and a set of simulations designed for that specific application.         For example, if you select a mixer application, the Wizard will supply an LO (Local Oscillator) source as a part of the schematic configuration, and include conversion gain simulation in the suite of available simulations.         OK	
Amplifier -		<ol> <li>Choose Simulate &gt; Smart Simulation Wizard</li> <li>Specify Circuit Configurations</li> <li>Specify Simulation Options</li> <li>Display Results</li> </ol>
Cancel Quid	k Help (Back Next>	

## Analog/RF Simulation and Convergence

Analog/RF simulation computes the response of a circuit to a particular stimulus by formulating a system of circuit equations and then solving them numerically. Each simulation technology accomplishes this analysis as follows.

### **DC** Analysis

- Solves a system of nonlinear ordinary differential equations (ODEs)
- Solves for an equilibrium point

>

- All time-derivatives are constant (zero)
- System of nonlinear algebraic equations

## **Transient Analysis**

- Solves a system of nonlinear ordinary differential equations (ODEs)
- Time-derivatives replaced with a finite-difference approximation (integration method)
- Sequence of systems of nonlinear algebraic equations (one system at each timepoint)

## Harmonic Balance (HB)

- Solves a system of nonlinear ordinary differential equations (ODEs)
- Steady-state method
- Solution approximated by truncated Fourier series
- System of nonlinear ODEs becomes a system of nonlinear algebraic equations in the frequency domain

# **Common Circuit Simulation Methods**

## **Backward Euler**

- First order method that assumes the solution waveform is linear over one time step
- One-step method (needs one previous time point solution only)
- Adapts faster to abrupt signal changes
- Stable on all stable differential equations and some unstable ones.
- Exhibits heavy numerical damping, increases loss
- Require smaller time step to maintain accuracy

## Trapezoidal Rule

- Second-order method, assumes the solution waveform is quadratic over one time step
- One-step method
- May exhibit point-to-point ringing on circuits that have very small time constant comparing to time step (stiff circuit)
- Stable only on stable differential equations
- Exhibits no artificial numerical damping

## **Backward Difference Formulas (Gear's methods)**

- Multiple order polynomial over one time step
- Only the first six orders are available in ADS
- First order method is identical to backward Euler
- Higher-order polynomials allow a larger time step without sacrificing accuracy, are efficient for smooth waveforms
- Higher order methods (order > 2) may exhibit stability problems on lightly damped circuits
- Second-order backward difference formula (Gear 2)
- Two-step method
- Stable on all stable differential equations and some unstable ones.
- Exhibit some numerical damping

## **Truncation Error**

The error made by replacing the time derivatives with a discrete-time approximation. This error is difficult to estimate and depends on the type of circuits and the time steps.

### Local Truncation Error (LTE)

The truncation error made on a single step

#### **Global Truncation Error (GTE)**

- Maximum accumulated truncation error
- The circuit with long time constant is sensitive to these errors
- Logic and bias circuits are not sensitive to these errors

## **Convergence Criteria**

Newton's iteration is converged if the approximate solution first satisfies the Residue criteria at the end of each Newton iteration and the Update criteria once the residue criteria are satisfied.

#### **Residue criterion**

KCL satisfied to a given tolerance. This is enforced at each node and is important when impedance at a node is small.

#### Update criteria

Difference between the last two iterations must be small. This is important when impedance at a node is large.

# **Using Continuation Methods**

Use continuation methods to provide a sequence of initial guesses that are sufficiently close to the solution to assure Newton's method convergence.

- Choose a natural or contrived continuation parameter which controls a modification of the circuit
- Step the continuation parameter from 0 to 1 (the original circuit configuration), using the solution from the previous step as the starting point

As long as the solution changes continuously as a function of the continuation parameter and the steps are small enough, Newton's method will converge. Keep in mind though that the first two methods, Source and gmin stepping, will fail if the continuation path contains a limit point.

#### Source Stepping

Uses a fraction of the source voltages and currents applied to the circuit as the continuation parameter.

- Turn off all sources when the continuation parameter equals 0
- Raise source levels to their final levels slowly, generating a sequence of circuit configurations
- Use the solution from the previous configuration as an initial guess for the current configuration

#### **Gmin Stepping**

Uses the continuation parameter to control the value of the gmin resistors

- Start with a large gmin for an easy to compute solution because nonlinear device behavior is muted by the presence of the small resistors
- End with very small gmins for resistors that are so large that they no longer affect the circuit
- Remove the gmins to compute the final solution

#### **Arc-length Continuation**

Works best for complicated continuation paths and limit points using a continuation parameter that is a function of the arc-length parameter

- Travel same distance at each step, as specified by the arc-length
- Increase or decrease the continuation parameter along the path in each step

### **Preventing Convergence Problems**

Convergence problems usually arise as a result of errors in circuit connectivity or unreasonable (out of range) model or component values. Some of the steps you can take are as follows.

- Turn on the topology checker
- Turn on warnings
- Act upon the messages in the ADS Status Server window

- Eliminate small floating resistors (or increase I\_AbsTol) because any error in computed voltages for nodes with small resistors results in large error currents
- Avoid very large and very small resistances connected to a node because large resistances are lost during Jacobian construction due to numerical round-offs

## **Simulation Controllers**

Add one or more simulation controllers to the design based upon the type of design to be simulated and the kinds of analyses desired.

Description	Typical Use
<b>Data Flow Simulation Controller</b> Controls the flow of mixed numeric and timed signals for digital signal processing simulations using the Agilent Ptolemy simulator.	All signal processing designs
<b>DC Simulation Controller</b> Fundamental to all RF/Analog simulations. It performs a topology check and an analysis of the DC operating point.	All RF/Analog designs
<b>AC Simulation Controller</b> Obtains small-signal transfer parameters like voltage gain, current gain, and linear noise voltage and currents.	Filter Amplifier
S-Parameter Simulation Controller Provides linear S-parameter, linear noise parameters, transimpedance, and transadmittance. Can be used to achieve many goals of the AC simulator.	Filter Oscillator Amplifier
Harmonic Balance Simulation Controller Uses nonlinear harmonic-balance techniques to find the steady-state solution in the frequency domain.	Mixer Oscillator Power amplifier Transceiver
<b>Circuit Envelope Simulation Controller</b> Uses a combination of frequency- and time-domain analysis techniques to yield a fast and complete analysis of complex signals such as digitally modulated RF signals.	Mixer Oscillator Power amplifier Transceiver Phase-locked loop

#### LSSP Simulation Controller

Performs large-signal S-parameter analyses to represent nonlinear behavior. The accompanying P2D simulator can be used to speed up subsequent analyses.

#### **XDB Simulation Controller** Seeks a user-defined gain-compression point at which an actual power curve deviates from an idealized linear power curve.

Transient/Conv. Simulation Controller Solves a nonlinear circuit entirely in the time domain using simplified models to account for the frequency-dependent behavior of distributed elements.

## **Optimization & Statistical Design Controllers**

Optimization and statistical design controllers are used in conjunction with RF/Analog and signal processing simulation controllers to:

- Characterize and improve an unknown process such as the response of a design
- Identify variables that contribute significantly to variations in performance
- Vary parameter values to identify combinations that deliver the desired yields

Some of their typical design applications include:

- Filter response optimization
- Pulse-rise time tuning
- Carrier lock time and residual loop error optimization
- Fixed-point bit-width optimization
- Maximize manufacturing yield

Advanced Design System includes the following optimization and statistical design controllers.

## **Nominal Optimization**

Compares computed and desired responses and modifies parameter values to yield a computed response that meets the specified optimization goals.

Power amplifier Mixer

Mixer Power amplifier Switching circuits

Power amplifier

• A Goal controller is used in conjunction to specify the optimization goals.

### **Yield Analysis**

Uses the Monte Carlo method to randomly vary statistical distributions of parameter values to determine possible combinations that deliver the desired yields.

- A Yield Specification controller is used in conjunction to specify the desired yields.
- A **Statistical Correlation** controller is used to specify statistical correlation between design variables.

#### **Yield Optimization**

Analyzes multiple yield analyses and adjusts the yield variable nominal values to maximize the yield estimate.

#### **Design of Experiments**

Sequentially and iteratively improves the statistical performance of a design by identifying variables that contribute significantly to performance variation and honing in on the target statistical response.

• A DOE Goal controller is used in conjunction to specify the desired goals.

# **Chapter 4: Analyzing Results in ADS**

Advanced Design System uses datasets to store the simulation information you generate when analyzing designs. You can display this information for analysis using the Data Display window. A Data Display window can also be used to display data imported from other sources such as a network analyzer.

In a Data Display window you can:

- Display data in a variety of plots and formats
- Use markers to read specific data points on traces
- Use equations to perform operations on data
- Annotate results using text and illustrations

Once a simulation is complete the data is displayed automatically if you did one of the following (a blank Data Display window is opened if you did none of them):

- · Specified a dataset and display before simulation
- Used a schematic template for an Analog/RF simulation
- Specified Rectangular in the Plot parameter in a sink for a Signal Processing simulation

## **Creating Data Displays**

The basic process of creating a data display is as illustrated:



- 1. Choose the dataset that contains the data you want to display
- 2. Choose a plot type for the display
- 3. Select the data variable to be displayed
- 4. Choose a trace type for the display

To enhance the display you can also add:

- Markers to identify specific data points
- Annotations using text and illustrations

If you used a template to create the design you have simulated, the initial setup and configuration to create displays for data analysis is done for you automatically.

#### To create a data display...

	_ [ Converters_prj ] Test_ADC_without_clock (Schematic):3			
	<u>File Edit S</u> elect	t <u>V</u> iew Insert Options <u>T</u> oo	ols Layout Simulate Window DynamicLink DesignGuide	Help
	🗀 🖻 🖆 🖉	3 📐 🕪 🕪 🏛 🗖	) 🛯 💠 🔍 🔍 🌂 🕲 🛃 🛃 🗭 🖓 🔍	
	Lumped - Componen	nts 🔽	I O 🛨 📰 🏥 🗃 📐 🟩 🖤 🔜 🚟	
		-	Data Display/Untitled 1 (page 1):1	in A
		<u>File Edit View Inser</u>	rt <u>M</u> arker <u>P</u> age Options <u>H</u>	elp
		🗀 🗁 🖆 🕘 🕽	Plot Traces & Attributes;7	
		Test_ADC_without_clock	Plot Type Plot Options	
1. Click to open				
Data Display	DCFeed DCBlok		Datasets and Equations Traces	
2 Click and place	SHORT MUTIND		Test_ADC_without_clo ⊻ Trace Options	
a plot	PLC PRC	123 4 567 8	SRCL	
u piot	-CCCC-		time >>P#ld>>	
3. Select dataset,			vo »>Adit Vs>>	
plot, and trace	SLC SRC		<«Delete <«	
options	SRL SRLC		-	
	→ H CAPQ InDQ2	A	Advanced	
			Show Hierarchy	
	SLCQ TF3		Manage Datasets	
	TF CAPP2		OK Cancel Help	
	30 15	P Jed		
	Select: Enter the s	starting point 0 items	symbody -0.150, 3.700 -5.750, 6.150 in A/RF	SimSchen

## **Viewing Results**

To view simulation results from the Main, Schematic, or Layout window choose Window > Open Data Display and use the dialog box to locate and open the results.

**Note**: To display a list of data display files in the File Browser pane of the Main window you will need to be sure the Show All Files option (View > Show All Files) is selected.

To display simulation results...


# **Display Options**

The following plot, trace, and data options can be used to display data for analysis:

Plot Type	Trace Type	Data Source
Rectangular plot Stacked plot Smith chart Polar plot	Auto, Bus, Linear, Scatter, Spectral, Histogram, Digital, Sampled	Simulation dataset Files Network analyzer Spectrum analyzer Oscilloscope
List		Microwave Transition analyzer

# **Using Functions**

You can use Measurement Equations to perform operations on data generated during a simulation. These equations are creating using functions that are based on AEL, the Application Extension Language.

**Note**: Data from a marker can also be used as part of an equation. To insert a marker choose Marker > New and click the trace where you want to insert it.

To create and insert a function...

	ADC_without_clock_Demo* [page 1]:1			
<u>File Edit View In</u>	sert <u>M</u> arker <u>Page</u> Options	<u>H</u> elp		
ADC_without_clock_D				
	Simulation result on the ADC (without Clock) Demo			
	- Enter Equation:1	ΞIJ		
	Enter equation here:			
	Mord1=BitT1LSB+2*BitT2+4*BitT3+8*BitT4+16*F     Errors:     BitT1LSB     BitT1LSB.DF.Index     BitT2     BitT3_DF.Index     BitT4     BitT4_DF.Index     BitT5     Show Hierarchy     Manage Datasets			
1. Click and place Equation	Functions Help Equation Properties Variable Info   OK Apply Cancel			
2. Enter Equation —				

# **Chapter 5: ADS Inputs and Outputs**

To import or export a design (schematic or layout):

- Choose File > Import (or Export) from a Schematic or Layout window
- Choose a file type
- Enter a file name

To import or export data:

- Choose Window > New File/Instrument Server from a Schematic window
- Click Read (or Write)
- Specify a file type and path

# **Translating Series IV Projects and Designs**

When you translate a Series IV project or design into Advanced Design System, the process creates a copy and then translates the copy into an Advanced Design System format. Each Series IV component is replaced by an equivalent ADS component and layout geometry is preserved.

**Note**: Translate an entire Series IV project when you want more than one design or when the design you want is hierarchical.

The basic process of translating a Series IV project or design into Advanced Design System is:



# **Translating MDS Projects and Designs**

When you translate an MDS project or design into Advanced Design System, the process creates a copy and then translates the copy into an Advanced Design System format. Each MDS component is replaced by an equivalent ADS component and layout geometry is preserved.

**Note**: Translate an entire MDS project when you want more than one design or when the design you want is hierarchical.

The basic process of translating an MDS project or design into Advanced Design System is:

Import	Verify Component	Prepare Design for	Simulate	Compare
the Design	translation	Simulation	the Design	Simulation Results

# Formats for Design Exchange

Format	Import	Export
DXF (.dxf)		Layout
EGS Archive Format (_a)	Layout	Layout
EGS Generate Format (_g)	Layout Schematic	Layout
GDSII Stream Format (.gds)	Layout	Layout
Gerber (.gbr)		Layout
Gerber Viewer (.msk, .gbr)		Layout
HPGL/2 (.hpg)	Layout Schematic	Layout
HP IFF (.iff)	Layout Schematic	Layout Schematic
IGES (.igs)	Layout	Layout
Mask File (.msk)	Layout Schematic	Layout
MGC/PCB (.iff)		Layout
Spice (.cir, .cki, .iff, .net)	Schematic	

# Drawing Exchange Format (DXF)

This format was developed by Autodesk for its AutoCAD product to transfer geometric data between systems. Like the mask file format, it provides a simple geometric representation of data. DXF files can be transferred between PC-based or UNIX-based systems.

# **Engineering Graphics System (EGS)**

This format is a general graphics format used for capturing manually entered designs. EGS has been applied to ICs, Micro-circuits, Hybrids, and PC Board design applications. Using this format, you can easily exchange data with other programs using EGS formats. In addition, EGS facilitates better artwork translation with Advanced Design System.

• The Generate format is a flattened list of EGS primitives specified in the user-defined unit space.

• The Archive Format is a hierarchically organized list of EGS primitives specified in the user-defined unit space. Information such as drawing shapes, layout units, database precision, and grid spacing is included.

# **GDSII Stream Format (Calma)**

This format is an industry standard for translating final mask data to foundries. Advanced Design System reads GDSII versions 4.0 through 6.0 and writes GDSII version 6.0. Unlike other data formats, GDSII stream format is binary. You cannot easily view or edit a stream format file using a text editor. This format is easily translated between different CAD systems because it represents a highly restrictive data type.

### Gerber

This format refers to various data input formats that Gerber Scientific uses to drive its photoplotters. The Gerber format is used by photoplotters produced by other manufacturers also. The program supports various types of Gerber output via mask files to either the Gerber or DXF translator.

### **Gerber Viewer**

This format appears as an export file option. It is not a file format, but you can use it to view Gerber or mask files to help verify the correctness of your data if the files meet the following criteria:

- Use either absolute or incremental data coordinates
- Support apertures from D10-D999
- Have data formats from 0.1 to 4.5

# HPGL/2

This format is a subset of the HPGL/2 printer/plotter language. When creating a graph or chart in another tool, you can write the graphics data to an HPGL/2 output file, then import the file into Advanced Design System. In Advanced Design System, the HPGL data is transformed into forms and shapes that can be edited and manipulated like any other drawing. Additional text, annotation, scaling or editing may be added.

# Intermediate File Format (IFF)

This format is an ASCII file with a simple, line-oriented command structure and a fairly rich set of constructs. This format is machine- and application-independent, thus simplifying design data transfer. IFF files are used as the exchange mechanism when transferring designs between Advanced Design System and third-party EDA tools such as Mentor Graphics Design Architect and Cadence Analog Artist.

## **Initial Graphics Exchange Specification (IGES)**

This format is an approved ANSI standard that is used extensively throughout the computer-aided design and manufacturing world. It can represent both mechanical and electrical design data in two and three dimensions. The IGES standard for the transfer of electrical design data is known as CALS specification. Advanced Design System supports version 4.0 and 5.0 IGES formats. It reads and writes IGES CALS Level 1 (technical illustration) and Level 3 (electrical/electronic applications) files.

### Mask

This format is a simple flat (non-hierarchical) geometric description. The format facilitates the transfer of simple geometric data for final mask processing. Only geometric forms are described in a mask file; simulation data, element parameters, substrate definitions, and hierarchy are not included.

## MGC/PCB

These files are IFF files that are used exclusively for Mentor Graphics design transfers. MGC/PCB files write to a specific location each and every time. When you select this format, the filename and location of the IFF transport is determined automatically.

# Spice

Simulation Program with Integrated Circuit Emphasis (Spice) has become a simulation tool used by engineers throughout the world for simulating circuits of all types. After its development at the University of California Berkeley, Spice has been commercialized and modified by a large number of vendors and also adopted and modified by electronics companies for their own in-house use.

# Formats for Data Transfer

#### Format

#### Description

Usage

#### Touchstone (SnP) Format

SnP

Small signal S, H, Y, Z, or G-parameters. May also include optional noise data (2 port data only). Where n is the number of ports from 1 to 99.

n-Port S-parameter file (SnP) components in the Data Items Library.

When writing data from a dataset to a file, the variable names are limited to S,H,Y,Z or G, for example, S[1,1], S[1,2], G[1,1], G[1,2]. The variable name is used to determine the type of data.

The first set of data in the dataset that matches the data type (name) will be output. It is not possible to arbitrarily select which data will be will be output.

#### **CITIfile Format**

CITI

A general data format supported by network analyzers. Capable of storing multiple packages of multi-dimensional data. S#P #-Port S-parameter file components in the Data Items Library.

There are some specific problems with the current version in writing and/or reading this data format. Refer to the release notes or on the Agilent EEsof support Web site for more information and workarounds.

#### Agilent IC-CAP Formats

DUT, MDL, SET	Device under test (DUT), model (MDL), and setup (SET) files	Once the data is read into a dataset, it can be used with
	from the Agilent IC-CAP software. These files can contain Measured, Simulated, and/or Transformed data.	any component (for example, a VtDataset source) that can read data from a dataset.

You can read in IC-CAP data only.

Only simple, scaled expressions with numbers or variables and one operator (either +, -, \*, or /) are supported for start, stop, step, and number of points parameters, for example, start= 1 GHZ or stop=icmax/10.

MDIF Formats		
DSCR	Discrete (indexed) tabular and possibly statistical density data.	DAC
GCOMP	Gain compression data	Amplifier and Mixer items in the System - Amps & Mixers library.

GEN_MDIF	Generalized multi-dimensional tables unifying other MDIF formats.	DAC
IMT	Intermodulation product table of mixer intermodulation products between the LO and signal that relates the mixer IM output level to signal input level.	MixerIMT in the System - Amps & Mixers library.
MODEL_MDIF	Nonlinear model parameters	EEFET1, BJTAP, etc.
P2D	Large-signal, power-dependent, 2-port S, H, Y, Z, or G -parameters.	AmplifierP2D item in the System - Amps & Mixers library.
PDF	User defined, piece-wise linear probability density function data.	With expressions in the Statistics tab.
The PDF format is not yet fully	supported.	
S2D	2-port S, H, Y, Z, or G-parameters with gain compression and optional noise and intermodulation data.	Amplifier S2D, Amplifier, and Mixer items in the System - Amps & Mixers library.
S2PMDIF	Multi-dimensional 2-port, S, Y, Z, H, G signal and optional 2-port noise parameter (Fmin, Gopt, Rn) data.	With S2PMDIF and DAC
SDF	Time-domain voltage data file in HP89440 file format.	TimeFile item in Timed Sources and OutFile item in Sinks library.
SPW	Time-domain voltage data file in Cadence Alta Group SPW format	TimeFile item in Timed Sources and OutFile item in Sinks library.
TIM	Time-domain data	TimeFile item in Timed Sources and OutFile item in Sinks library.

When writing data from a dataset to a file, the variable names are limited to S,H,Y,Z or G, for example, S[1,1], S[1,2], G[1,1], G[1,2]. The variable name is used to determine the type of data.

The first set of data in the dataset that matches the data type (name) will be output. It is not possible to arbitrarily select which data will be will be output.

There are some specific problems with the current version in writing and/or reading this data format. Refer to the release notes or on the Agilent EEsof support Web site for more information and workarounds.

Obsolete Formats: COD, FIR, LAS, SPE, LIST2, and T2D.

ADS Inputs and Outputs

# **Chapter 6: ADS Simulation Controllers**

# **Data Flow Simulation Controller**

Use the Data Flow controller to control the flow of mixed numeric and timed signals for all digital signal processing simulations within Advanced Design System. This controller works with the sink components to provide you flexibility to control the duration of the simulation globally or locally.



While you need only one controller per schematic, you can place multiple controllers on the schematic either at the top-level design or inside the hierarchical subnetworks. All controllers in a design are simulated in sequence.

# **DC Simulation Controller**

The DC controller provides for both single-point and swept simulations. Swept variables can be related to voltage or current source values, or to other component parameter values. By performing a DC swept bias or a swept variable simulation, you can check the operating point of the circuit against a swept parameter such as temperature or bias supply voltage.



Use the DC controller to:

- Verify the proper DC operating characteristics of the design under test.
- Determine the power consumption of your circuit.
- Verify model parameters by comparing the DC transfer characteristics (I-V curves) of the model with actual measurements.
- Display voltages and currents after a simulation.

A DC simulation is the first analysis for most other analyses. It uses a system of nonlinear ordinary differential equations (ODEs) to solve for an equilibrium point in the linear/nonlinear algebraic equations that describe a circuit once:

- Independent sources are constant valued
- Capacitors and similar items are replaced with open circuits
- Inductors and similar items are replaced with short circuits
- Time-derivatives are constant (zero)

Linear elements are replaced by their conductance at zero frequency

# **AC Simulation Controller**

A linear AC analysis is a small-signal analysis. For this analysis the DC operating point is found first and then the nonlinear devices are linearized around that operating point. Small-signal AC simulation is also performed before a harmonic-balance (spectral) simulation to generate an initial guess at the final solution.



Use the AC controller to:

- Perform a swept-frequency or swept-variable small-signal linear A simulation.
- Obtain small-signal transfer parameters, such as voltage gain, current gain, transimpedance, transadmittance, and linear noise.

An AC simulation also offers a linear noise simulation option that can include the following noise contributions in its simulation:

- Temperature-dependent thermal noise from lossy passive elements, including those specified by data files.
- Temperature and bias-dependent noise from nonlinear devices.
- Noise from linear active devices specified by two-port data files that include noise parameters.
- Noise from noise source elements.

The noise simulation computes the noise generated by each element, and then determines how that noise affects the noise properties of the network.

# **S-Parameter Simulation Controller**

The S-Parameter controller is used to define the signal-wave response of an n-port electrical element at a given frequency. It is a type of small-signal AC simulation that is most commonly used to characterize a passive RF component and establish the small-signal characteristics of a device at a specific bias and temperature.



Use the S-Parameter controller to:

- Obtain the scattering parameters (S-parameters) of a component or circuit, and convert the parameters to Y- or Z-parameters.
- Plot, for example, the variations in swept-frequency S-parameters with respect to another changing variable.
- Simulate group delay.
- Simulate linear noise.
- Simulate the effects of frequency conversion on small-signal
- S-parameters in a circuit employing a mixer.

S-parameter simulation normally considers only the source frequency in a noise analysis. Use the Enable AC Frequency Conversion option if you also want to consider the frequency from a mixer's upper or lower sideband.

# Harmonic Balance Simulation Controller

The Harmonic Balance controller is best suited for simulating analog RF and microwave circuits. It is a frequency-domain analysis technique for simulating distortion in nonlinear circuits and systems. Within the context of high-frequency circuit and system simulation, harmonic balance offers the following benefits over conventional time-domain transient analysis:



- It captures the steady-state spectral response directly.
- Many linear models are best represented in the frequency domain at high frequencies.
- The frequency integration required for transient analysis is prohibitive in many practical cases.

Use the Harmonic Balance controller to:

- Determine the spectral content of voltages or currents.
- Compute quantities such as third-order intercept points, total harmonic distortion, and intermodulation distortion components.
- Perform power amplifier load-pull contour analyses.
- Perform nonlinear noise analysis.

Harmonic Balance enables the multitone simulation of circuits that exhibit intermodulation frequency conversion, including frequency conversion between harmonics. It is an iterative method that assumes that for a given sinusoidal excitation there exists a steady-state solution that can be approximated to a satisfactory accuracy.

# **Simulation Overview**

Harmonic balance is a frequency-domain analysis technique for simulating distortion in nonlinear circuits and systems. It obtains the frequency-domain voltages and currents to calculate the spectral content of voltages or currents in the circuit. The harmonic balance method is iterative. It is based on the assumption that for a given sinusoidal excitation there exists a steady-state solution that can be approximated to satisfactory accuracy by means of a finite Fourier series.

The Harmonic Balance solution is approximated by truncated Fourier series and this method is inherently incapable of representing transient behavior. The time-derivative can be computed exactly with boundary conditions, v(0)=v(t), automatically satisfied for all iterates.

The truncated Fourier approximation  $+\ N$  circuit equations results in a residual function that is minimized.

N x M nonlinear algebraic equations are solved for the Fourier coefficients using Newton's method and the inner linear problem is solved by:

- Direct method (Gaussian elimination) for small problems
- Krylov-subspace method (e.g. GMRES) for larger problems

Nonlinear devices (transistors, diodes, etc.) in Harmonic Balance are evaluated (sampled) in the time-domain and converted to frequency-domain via the FFT.

# Advantages

- Harmonic balance captures the steady-state spectral response directly while conventional transient methods need to integrate over many periods of the lowest-frequency sinusoid to reach steady state.
- Harmonic balance is faster at solving typical high-frequency problems that transient analysis can't solve accurately or can only do so at prohibitive costs.
- Harmonic balance is more accurate at solving high frequencies where many linear models are best represented in the frequency domain.

# Convergence

Nonconvergence is a numerical problem encountered by the harmonic balance simulator when it cannot reach a solution, within a given tolerance, after a given

number of numerical iterations. There is no one specific solution for solving convergence problems. However, consider the following guidelines:

- Increase the Order (or other harmonic controls); this is the most basic technique for solving convergence problems, if the time penalty for doing so is acceptable.
- Use the Status server window as the main tool in solving convergence problems (set StatusLevel=4). For each Newton iteration the L-1 norm of the residuals throughout the circuit is printed: a "\*" indicates a full Newton step (vs. a Samanskii step).
- Convergence criteria are controlled by Voltage relative tolerance, and Current relative tolerance (in the Options component, under the Convergence tab). In general, convergence speed is improved by increasing these values, but at the expense of accuracy. Similarly, the smaller these values are, the more accurate the results but the slower the convergence.
- Newton convergence issues with Krylov methods (because linear problem solutions can only approximate) can be improved by using better preconditioners.
- Set the Oversample parameter to a value greater than 1.0, such as 2.0 or 4.0. However, remember that although this can often solve convergence problems, it does so at the cost of computer memory and simulation time. For multiple-tone harmonic balance simulations, make sure that the largest signal in the circuit is assigned to Freq[1]. The simulator's FFT algorithm is set up so that aliasing errors are much less likely to affect Freq[1] than any other tone.
- When using a direct linear solver, the blocks of the Harmonic Balance Jacobian inherit the Jacobian matrix ordering from the DC solution process. This matrix ordering can greatly affect the efficiency of the Harmonic Balance Jacobian factorization, and in some circuits show noticeable simulation slowdown. To circumvent this issue, use a DC convergence mode that hasn't changed, e.g. DC\_ConvMode=3.
- For non-convergence due to tight tolerances, monitor the residuals in the Status Server window.
  - Increase I\_AbsTol if the circuit is converging to within a few pA but not quite to
    - I\_AbsTol=1pA
  - $\bullet$  Increase I\_RelTol if the problem is with nodes associated with large currents
  - Increase I\_AbsTol if the small current nodes are the issue

- Relax voltage tolerances for failure in the Newton update criterion
- The internal circuit simulator engine in ADS (Gemini) runs from a netlist. ADS writes a netlist file (netlist.log) before invoking Gemini. The order of the components and model definitions in the netlist determine the initial Jacobian matrix ordering. This matrix ordering can affect the efficiency of the Jacobian factorization and cause either a simulation slow down or non-convergence.
- For convergence problems due to errors in the component model equations (incorrect derivatives, etc.) make sure ancient Berkeley MOSFET Level 1, 2, 3 are not the culprit and that the latest model version is used (especially BSIM3 models). Model problems can cause the Newton residual to hit a threshold (greater than the convergence criteria tolerances) and stale the convergence process or even exhibit random jumps (sudden increase in value). Set the device's Xqc parameter to a nonzero value to allow the simulator to use a charge-based model for the gate capacitance. This often enables convergence, but at the cost of extracting an extra SPICE model parameter.

#### **Sweeps as Convergence Tools**

Continuation methods provide a sequence of initial guesses that are sufficiently close to the solution to assure Newton's method convergence in Harmonic Balance. Sweeps can be used to formulate a specialized continuation method geared towards the particular circuit problem.

Sweep a circuit element that, when set to some different value, makes the circuit more linear. For instance, in an amplifier circuit there may be a resistor that can be used to lower the amplifier's gain. The simulator may be able to find a solution to the circuit under a low-gain condition. Then, if the component's value is swept toward the desired value, the simulator may be able to find a final solution. Start with a value that works, and stop with the desired value. Also, select Restart, under the Params tab. Usually, a better initial guess at each step helps the simulator to converge.

The two main ways to perform sweeps are:

- HB sweep within the HB controller. This is preferred for most sweeps, except frequency.
- Parameter sweep using a separate sweep controller.

### **Convergence and Samanskii Steps**

The Samanskii steps can significantly speed up the solution process. However, using an approximate Jacobian, particularly for a larger number of iterations, may result in poor or even no convergence. The constant is used in two ways. First, it becomes a more absolute measure when it is smaller. It then approaches the requirement that each iteration reduces the relevant norm by one-third.

Decreasing the Samanskii constant beyond a certain point (which in turn depends on the quality of the most recent Newton step) will make no difference. However, setting the Samanskii constant to zero will effectively disable any Samanskii steps altogether.

Increasing the Samanskii constant relaxes this requirements in general, but the condition becomes more dependent on the quality of the standard most recent Newton iteration. In other words, a more rapid convergence of the Newton step would also require better convergence of the Samanskii steps.

#### **Convergence and Arc-Length Continuation**

Arc-length continuation is an extremely robust algorithm. If it fails, try all other convergence remedies first before adjusting arc-length parameters

- MaxStepRatio controls the number of continuation steps (default 100)
- MaxShrinkage controls the size of the minimum step (default 1e-5)
- ArcLevelMaxStep limits the maximum step (default is 0, i.e. no limiting)
- ArcMinValue & ArcMaxValue define the range of the continuation parameter

# **Circuit Envelope Simulation Controller**

The Circuit Envelope controller is best suited for a fast and complete analysis of complex signals such as digitally modulated RF signals. It combines features of time and frequency-domain representation by permitting input waveforms to be represented in the frequency domain as RF carriers, with modulation "envelopes" that are represented in the time domain.



Circuit Envelope is highly efficient in analyzing circuits with digitally modulated signals, because the transient simulation takes place only around the carrier and its harmonics. In addition, its calculations are not made where the spectrum is empty.

- It is faster than Harmonic Balance, for a given complex signal Spice, assuming most of the frequency spectrum is empty
- It does not compromise in Signal complexity, unlike time-varying HB or Shooting Method Component accuracy, unlike Spice, Shooting Method, or DSP
- It adds physical analog/RF performance to DSP/system simulation with real-time co-simulation with HP Ptolemy
- It is integrated in same design environment as RF, Spice, DSP, electromagnetic, instrument links, and physical design tools

#### Advantages over Harmonic Balance

• In Harmonic Balance, if you add nodes or more spectral frequencies, the RAM and CPU requirements increase geometrically. Krylov improved this, but it's still a limitation of Harmonic Balance because the signals are inherently periodic.

- Conversely the penalty for more spectral density in Circuit Envelope is linear: just add more time points by increasing TSTOP. The longer you simulate, the finer your resolution bandwidth.
- Doing a large number of simple 1-tone HB simulations is effectively faster and less RAM intensive than one huge HB simulation.
- With a circuit envelope simulation the amplitude and phase at each spectral frequency can vary with time, so the signal representing the harmonic is no longer limited to a constant, as it is with harmonic balance.

#### Limitations

1. More occupied spectrum than unoccupied spectrum.

You're carrying more overhead with frequency-domain assumptions and harmonics than necessary. Use SPICE.

- 2. Everything baseband. Depends.
  - If everything linear, use AC/S-parameter (for noise or budget)
  - If everything nonlinear or digital, use SPICE.
  - If everything logic/behavioral, use PTOLEMY.
- 3. Occupied spectrum is relatively sparse.

If you can do what you want using Harmonic Balance, you should. Post-processing, optimization, and yield are simpler and faster.

# **Simulation Process**

1. Transform input signal



Each modulated signal can be represented as a carrier modulated by an

envelope -  $A(t)^* ejf(t)$ . The values of amplitude and phase of the sampled envelope are used as input signals for Harmonic Balance analyses.

2. Frequency Domain Analysis



Harmonic Balance analysis is performed at each time step. This process creates a succession of spectra that characterize the response of the circuit at the different time steps.

3. Time Domain Analysis



Circuit Envelope provides a complete non steady-state solution of the circuit through a Fourier series with time-varying coefficients.

#### 4. Extract Data from Time Domain



Selecting the desired harmonic spectral line (fc in this case), it is possible to analyze:

- Amplitude vs. Time (Oscillator start up, Pulsed RF response, AGC transients)
- Phase (f) vs. Time (t) (VCO instantaneous frequency (df/dt), PLL lock time)
- Amplitude & Phase vs. Time (Constellation plots, EVM, BER)
- 5. Extract Data from Frequency Domain



By applying FFT to the selected time-varying spectral line it is possible to analyze:

- Adjacent Channel Power Ratio (ACPR)
- Noise Power Ratio (NPR)

- Power Added Efficiency
- Reference frequency feedthrough in PLL
- Higher order intermods (3rd, 5th, 7th, 9th)

## **Simulation Steps**

- 1. Define baseband signal modulation
  - Predefined sources
  - Equations
  - I & Q data vs. time data from DSP simulation
- 2. Define RF carrier frequencies, time step and duration of the simulation
- 3. Compute time-varying Fourier coefficients
- 4. Post-process and display results

OR

- 1. Define input signal(s) with modulation amplitude, phase, frequency, I/Q, etc.
- 2. Define the time step
- 3. Simulator computes Fourier coefficients versus time:
- 4. Fourier transforms are computed to display frequency spectrum around any tone (if necessary)

# **Typical Analyses**

- Intermodulation distortion.
- Amplifier spectral regrowth and adjacent channel power leakage.
- Oscillator turn-on transients and frequency output versus time in response to a transient control voltage.
- PLL transient responses.
- AGC and ALC transient responses.
- Circuit effects on signals having transient amplitude, phase, or frequency modulation.

- Amplifier harmonics in the time domain.
- Subsystems using modulation signals such as multilevel FSK, CDMA, or TDMA.
- Third-order-intercept and higher-order intercept analyses of amplifiers and mixers.
- Time-domain optimization of transient responses.

## **Typical Applications**

#### **Time Domain Data Extraction**

Selecting the desired harmonic spectral line it is possible to analyze:

- Amplitude vs. Time
  - Oscillator start up

Pulsed RF response

AGC transients

• Phase vs. Time

VCO instantaneous frequency, PLL lock time

 Amplitude & phase vs. time Constellation plots EVM, BER

### **Frequency Domain Data Extraction**

By applying FFT to the selected time-varying spectral line it is possible to analyze:

- Adjacent Channel Power Ratio (ACPR)
- Noise Power Ratio (NPR)
- Power added efficiency
- Reference frequency feedthrough in PLL
- Higher order intermods (3rd, 5th, 7th, 9th)

# LSSP Simulation Controller

The large-signal S-parameter simulation controller facilitates the computation of large-signal S-parameters in nonlinear circuits.

Large-signal S-parameters are based on a harmonic balance simulation of the full nonlinear circuit. Unlike S-parameters, large signal S-parameters can change as power levels are varied because the harmonic balance simulation includes nonlinear effects such as compression.

# **XDB Simulation Controller**

The XDB simulation controller computes the gain compression point of an amplifier or mixer. It sweeps the input power upward from a small value, stopping when the required amount of gain compression is seen at the output.



# **Transient/Conv. Simulation Controller**

The transient and convolution simulation controllers solve a set of integro-differential equations that express the time dependence of the currents and voltages of the circuit. The result of such an analysis is nonlinear with respect to time and, possibly, a swept variable.



Use the Transient/Convolution controller to perform:

- SPICE-type transient time-domain analysis.
- Nonlinear transient analysis on circuits that include the frequency-dependent loss and dispersion effects of linear models, or Convolution analysis.

A transient analysis is performed entirely in the time-domain. It does not account for the frequency-dependent behavior of distributed elements.

A convolution analysis represents distributed elements in the frequency domain to account for their frequency-dependent behavior.

## **Transient Simulation and Convergence**

In Transient analysis a numerical integration algorithm is employed at each time point to approximate the differential equations into algebraic equations. Integration methods are used to replace the time derivative with a discrete-time approximation

### **Time Step Control Characteristics**

Local Truncation Error

- Estimates the LTE made on every capacitor and inductor
- Determines the time step size to ensure the largest LTE remains within the accepted tolerance

- The estimated LTE is inversely proportional to TruncTol
- The accepted tolerance depends upon the relative and truncation tolerances set for the curent and voltage. It is proportional to I\_RelTol x TruncTol and V\_RelTol x TruncTol

**Iteration-Count** 

- Determines the time step size based on the number of Newton iterations required for previous time point
- No direct relationship between iterations and LTE
- Effectively controlled by Max time step (for linear circuits)

Fixed

• The time step is fixed and equal to Max time step

**Break Points** 

- Generated by built-in independent sources whenever an abrupt change in slop occurs
- Ensure that corners in waveforms are not missed
- ADS always places time points on a break point (except fixed time step)
- Backward Euler is used on time points that are the first time step after break points
- The step size is reduced when time point is close to a break point

### **Transient Convergence Tips**

- 1. For initial Transient analysis, try to use  $I_RelTol = V_RelTol = 1e-3$ , and tighten these values only when higher accuracy is needed. Simulation will run much faster with these setting compared to 1e-6.
- 2. Transient analysis convergence problems are often caused by jumps in the solution. This most often occurs in circuits with overly simplified models that exhibit positive feedback, or when the circuit contains nodes that do not have a capacitive path to ground. Add a small capacitor from the troublesome node to ground and give a complete capacitance model when specifying the nonlinear device model parameters.

- 3. Generally analog circuits are sensitive to truncation error due to their relative long time constants. Use LTE time step control to ensure the accuracy of the results.
- 4. Backward Euler (Gear1 or Mu=0 in Trapezoidal) and Gear2 are stable for all stable and some unstable differential equations. However, trapezoidal rule are stable only on stable differential equations. Switch to Gear1 or Gear2 when trapezoidal rule fails on unstable differential equations.

# **Typical Convergence Problems**

### **Capacitor model problems**

- Use simplified device models that do not include capacitance model or incomplete capacitance model give a complete capacitance model when specifying nonlinear device model parameters, in junction capacitance, include both depletion (at least) and diffusion capacitances
- Discontinuous jumps in waveforms when circuit contains nodes have no capacitive path to ground add small capacitor to ground or specify Cmin
- Capacitance model does not conserve charge GaAsFET Statz's, MOSFET Meyer's capacitance models switch to charge based model
- Large floating capacitors that are similar to the small-floating resistor problem in DC (finite precision problem) check capacitance unit, use smaller capacitance
- Discontinuous capacitance models in user defined model, SDD device fix the model

#### **Slow Transient analysis**

- Make sure I\_RelTol and V\_RelTol are set to 1e-3 or not set at all
- Decrease these values when higher accuracy is needed

### Oscillator circuit does not oscillate

- Apply a short pulse at the beginning of the simulation
- Avoid using Gear2 or backward Euler

#### Circuit exhibits ringing or divergence

- Reduce Mu value from 0.5 toward 0 if trapezoidal rule is used
- Use Gear1 or Gear2

### Circuit does not converge at first time point

• Reduce Min time step

# **Convergence Hints**

### Add break points

Use piecewise linear source to add break points to the region where the waveform changes abruptly

#### Reduce max time step

Ensure enough time points for sharp edges

#### Increase Max iterations per time step

Increase to 50 or more to increase the possible number of Newton iterations on each time step

### Increase I\_AbsTol

Try 1e-10 instead of the default 1e-12

### **Relax TruncTol**

Increase this value 10 times or more to relax LTE tolerance

### Relax I\_Reltol and V\_Reltol

Increase to 1e-3 to relax Newton convergence tolerance as well as LTE tolerance

### Try different integration methods

Switch from trapezoidal to Gear's method

# **Using Convolution**

- Don't set any convolution parameters (let the adaptive algorithm figure it out)
- Set ImpMaxFreq first (larger than signal bandwidth)
- Set convolution parameters on component, not controller, when possible
- Don't allowed measured data to be extrapolated (either set ImpMaxFreq or provide more data)

### **Convolution Modeling for Time-Domain Simulation**

- In time-domain simulation, simulate devices that can only be defined in the frequency domain
  - Transmission lines with dispersion
  - Devices with frequency-dependent loss
  - Measured frequency-domain data
- Convolution is the key
  - $\bullet$  Inverse Fourier transform of frequency-domain data produces the impulse response h(t)
  - The impulse response is convolved with time-domain signal

### **Time and Frequency Range**

- Impulse response is computed from the inverse Fourier transform of frequency-domain response frequency is uniformly sampled from 0 to some upper value
- Upper frequency sets the time-domain spacing of the impulse response
- Frequency spacing sets the length of the impulse response

### Adaptive Impulse Response Calculation

- Estimate of system bandwidth is made from source frequencies and rise times initial guess at fmax
- Build a trial impulse response with 32 timepoints very coarse frequency spacing

- Build a second impulse response with 64 timepoints less coarse frequency spacing
- Keep doubling the number of timepoints until a good impulse response is obtained increase fmax. decrease Df
- y11 and y12 may be sampled with different fmax and Df
- Adaptive calculation is only done if ImpDeltaFreq is not specified don't set ImpDeltaFreq if you don't have to

#### **Good Impulse Responses**

- Compare impulse responses with N and 2N points. The second impulse response is twice as long in time domain and has half the frequency spacing.
- An impulse is considered "good" when no appreciable energy is present in the second half of the impulse response if energy is present in the second half, implies either that the impulse is not long enough or it is noncausal
- If not good, Controller keeps doubling the length
- Controller also tries doubling the maximum frequency, giving smaller impulse timesteps



### Interpolation

- The impulse response is sampled with a uniform timestep, but is not guaranteed to match the simulation timestep. The simulation may even be using a variable timestep.
- Interpolate the signal v(t) to match the timepoints in the impulse response

• Don't interpolate the impulse response because the Fourier transform of the interpolated impulse response would no longer match the original frequency response

### **Impulse Evaluation**

- Signal response at time zero extends back to minus infinity
- Evaluate the integral as a sum



## Solving an Invalid Impulse Response

This is the most commonly encountered problem during convolution. It does not necessarily imply noncausality but means that significant energy is present in the second half of the impulse response. In addition, simulation results may or may not be valid.

- Set ImpMaxFreq or ImpDeltaFreq. Set ImpMaxFreq first, typically only for measured data.
- For every component that generates this message, fix each component one at a time to simplify the design.

### Viewing an Impulse Response

- In an S-parameter simulation, analyze over the given frequency spacing and maximum frequency inverse Fourier transform the response by plotting ts(x)
- In the time domain, apply an impulse and simulate plot the transient result the pulse risetime is used to set fmax and thus can influence the impulse response

### Setting ImpMaxFreq and ImpDeltaFreq

Generally a good impulse response can be found without manually setting  ${\tt ImpMaxFreq}$  and  ${\tt ImpDeltaFreq}$ 

- If ImpMaxFreq is set, the adaptive algorithm tries different lengths but doesn't modify fmax
- If ImpDeltaFreq is set, the adaptive algorithm is disabled and the impulse is computed from ImpDeltaFreq and ImpMaxFreq
- Set ImpMaxFreq on the component, then set ImpDeltaFreq on component if necessary, and finally, set ImpMaxFreq on the transient controller if necessary
- For transmission lines, set ImpMaxFreq to at least n/td, where td is the delay time and n is a small integer (2-3)
- For lowpass and bandpass filters, set ImpMaxFreq to at least twice the upper passband edge

#### **Measured Data with S2P Component**

- The algorithm that computes the impulse response has no special knowledge of the component it's working on and assumes data is available at any desired frequency. It has no knowledge of flow and fhigh or frequency spacing of measured data
- S2P interpolates and extrapolates data as needed
- Be sure to supply good data to prevent dangerous extrapolation extends down to DC and up to fmax
- Set ImpMaxFreq on S2P component to match frequency limits in datafile (avoid extrapolation)

• Typically there is not enough frequency-domain data in the S2P file for use in the simulation

Given a pulse with a risetime of tr, the equivalent bandwidth is 2.2/tr (0.1 ns risetime represents a 22 GHz bandwidth)

Package models typically must be measured up to 10x higher than the signal frequency to represent transmission line effects well

# Solving a Noncausal Impulse Response

This is the second most commonly encountered problem during convolution. The Time-domain simulation starts at time zero and moves forward in time, computing the value of next timepoint from all previous timepoints. And the Controller deals with this by introducing a delay to force causality.

Length of delay set to ImpNoncausalLength (default=32) with timestep set by default ImpMaxFreq

Simulation results will not be accurate because of the added delay, especially if the delay is added in a critical timing or phase path.

All physically realizable devices are causal (the output is dependent only on past states and not any future states) while noncausal devices are nonphysical. Some ADS components, user-defined data or equations may be noncausal.

- Frequency-dependent real part with constant imaginary part, for example resistance as a function of frequency without any reactance
- · Constant real and constant non-zero imaginary part
- Negative time delays
- INDQ, CAPQ, PLCQ, SLCQ have problems in some modes
# **Chapter 7: Additional Resources**

Use the following ADS resources to optimize your design tasks.

## Documentation

The Agilent EEsof Product Documentation home page on the Web includes information and links to complete documentation for all EEsof product. For ADS it currently provides documentation for ADS 1.5 onward.

The documentation provided on the website includes the following.

- Release Notes list of known problems.
- New highlights of what is new in the current release.
- Manuals descriptions and links to the complete documentation set.
- Examples descriptions of examples used to solve real-life design tasks.
- **DesignGuides** descriptions and links to application-focussed DesignGuide documentation.
- Quick Start web-based version of the Quick Start manual.
- Search global search of ADS documentation.
- PDF Files printable files for all ADS documentation.

The Agilent EEsof Product Documentation Web site is at

http://www.agilent.com/find/eesof-docs/

## Website

The Agilent EEsof EDA home page on the Web includes information and links to the following resources.

- EDA library articles, papers, application notes, and other publications.
- Foundry Partners links to leading IC manufacturers who provide design libraries for ADS.
- **Success Stories** what real users, large and small, have to say about their successes with ADS.

- Training Classes current list of training courses being offered worldwide.
- **Applications** applications information including downloadable example files and publications.
- Knowledge Center database of information, discussions, and downloads.

The Agilent EEsof EDA Web site is at

http://www.agilent.com/find/eesof/

## Support Contacts

Agilent EEsof worldwide technical support is available Monday through Friday. The toll-free North America hotline is open 6:00 am to 5:00 pm PT. Throughout Europe, the localized Online Technical Support Centers are open 8:30 am to 5:30 pm, local time; throughout Asia, the localized Customer Response Centers are open 9:00 am to 6:00 pm, local time.

The e-mail addresses for the various regions are listed below. However, for both the regional e-mail addresses and local telephone numbers for more than 25 countries, please refer to the Agilent EEsof Support Web site at

http://www.agilent.com/find/eesof-supportcontact/

#### North America

Phone: 1 800 47 EEsof (473-3763) · Fax: 818-879-6465 e-mail: eesof\_support@agilent.com Europe: e-mail: eesof-europe\_support@agilent.com Japan: e-mail: edasupport@jpn.agilent.com Korea: e-mail: eesof\_korea@agilent.com Asia: e-mail: eesof-asia\_support@agilent.com

## Index

### A

AC simulation controller, 3-8, 6-3 adding components, 2-6 analysis DC, 3-3 harmonic balance, 3-4 transient, 3-4 analyzing results, 4-1 arc length continuation method, 3-7 arc length continuation, in convergence, 6-9 arc, drawing, 2-8 archiving projects, 1-4

#### В

backward difference formulas, 3-5 backward euler method, 3-4

#### С

circle drawing, 2-8 circuit envelope advantages, 6-10 frequency domain extraction applications, 6-15 limitations, 6-11 simulation controller, 6-10 simulation process, 6-11 simulation steps, 6-14 time domain extraction applications, 6-15 typical analysis, 6-14 circuit envelope simulation controller, 3-8 CITIfile format, 5-6 components, adding new, 2-6 continuation methods arc length continuation, 3-7 Gmin stepping, 3-7 source stepping, 3-7 using, 3-6 controllers AC, 3-8 circuit envelope, 3-8 convolution, 3-9 Data Flow, 3-8 DC, 3-8 gain compression, 3-9 harmonic balance, 3-8

LSSP. 3-9 S-Parameter, 3-8 transient. 3-9 XDB. 3-9 convergence arc length continuation, 6-9 convolution. 6-18 convolution. hints. 6-21 convolution, problems, 6-20 convolution, tips, 6-19 harmonic balance, 6-7 preventing problems, 3-7 samanskii steps, 6-9 tools, sweep, 6-8 transient. 6-18 transient, hints, 6-21 transient, problems, 6-20 transient, tips, 6-19 convergence criteria residue. 3-6 update, 3-6 convolution convergence, 6-18 convergence hints, 6-21 convergence problems, 6-20 convergence tips, 6-19 convolution simulation controller, 3-9, 6-18, 6-22 copying projects, 1-4

### D

Data Flow simulation controller, 3-8, 6-1 DC analysis, 3-3 DC simulation controller, 3-8, 6-2 design window, using in ADS, 2-1 designs contents of, 2-1 creating, 2-1 creating new, 2-2 displaying hierarchy, 2-4 documenting, 2-11 listing, 2-3 opening existing, 2-5 simulating, 3-1 synchronization modes, 2-10 synchronizing, 2-9 using simulation wizard, 3-2 using templates, 2-2 display options for results, 4-5 displaying results, 4-2 documentation website address, 6-1 contents, 6-1 documenting designs, 2-11 DOE goal controller, 3-10 drawing shapes, 2-7 DXF format definition, 5-3

## Ε

EGS format definition, 5-3 envelope advantages, 6-10 frequency domain extraction applications, 6-15 limitations, 6-11 simulation controller, 3-8, 6-10 simulation process, 6-11 simulation steps, 6-14 time domain extraction applications, 6-15 typical analysis, 6-14

### F

formats CITIfile, 5-6 DXF, 5-3 EGS. 5-3 GDSII, 5-4 Gerber. 5-4 Gerber viewer, 5-4 HPGL/2. 5-4 IC-CAP, 5-6 IFF. 5-5 **IGES**. 5-5 mask, 5-5 **MDIF.** 5-6 MGC/PCB, 5-5 spice. 5-5 touchstone, 5-6 frequency domain extraction applications. 6-15 functions using on result data, 4-5

#### G

gain compression simulation controller, 3-9, 6-17 GDSII format definition, 5-4 Gear's method, 3-5 Gerber format definition, 5-4 Gerber viewer format definition, 5-4 global truncation error, 3-6 Gmin stepping continuation method, 3-7 goal controller, 3-10

## Н

harmonic balance advantages, 6-6 analysis, 3-4 convergence, 6-7 simulation controller, 6-5 simulation overview, 6-6 harmonic balance simulation controller, 3-8 hierarchical designs, 2-4 HPGL/2 format definition, 5-4

## I

IC-CAP format, 5-6 IFF format definition, 5-5 IGES format definition, 5-5 impulse response, solving, 6-24, 6-26 invalid impulse response, solving, 6-24

#### L

linking projects, 1-4 listing designs, 2-3 local truncation error, 3-5 LSSP simulation controller, 3-9, 6-16

#### Μ

mask format definition, 5-5 MDIF format, 5-6 MDS designs, translating, 5-2 methods backward difference formulas, 3-5 backward euler, 3-4 Gear's, 3-5 trapezoidal rule, 3-5 MGC/PCB format definition, 5-5 monte carlo method, 3-10

#### Ν

new designs, 2-2 new projects, 1-2 nominal optimization, 3-10 noncausal impulse response, solving, 6-26

#### 0

opening designs, 2-5 opening projects, 1-3 optimization controllers DOE goal, 3-10 Goal, 3-10 statistical correlation, 3-10 using, 3-9 yield specification, 3-10

#### Ρ

path, drawing, 2-8 polygon, drawing, 2-8 polyline, drawing, 2-8 projects archiving existing, 1-4 contents of, 1-1 copying existing, 1-4 creating new, 1-2 linking existing, 1-4 opening, 1-1 opening existing, 1-3 using in ADS, 1-1

#### R

rectangle, drawing, 2-8 residue convergence criterion, 3-6 results analyzing in ADS, 4-1 creating displays, 4-2 display options, 4-5 using functions, 4-5 viewing in ADS, 4-4

#### S

samanskii steps, for convergence, 6-9 Series IV designs, translating, 5-1 shapes drawing arc, 2-8 drawing circle, 2-8 drawing new, 2-7 drawing path, 2-8

drawing polygon, 2-8 drawing polyline, 2-8 drawing rectangle, 2-8 simulation DC. 3-3 harmonic balance, 3-4 process, 3-1 transient. 3-4 wizard, 3-2 simulation controllers AC. 3-8. 6-3 circuit envelope, 3-8, 6-10 convolution, 3-9, 6-18, 6-22 Data Flow, 3-8, 6-1 DC. 3-8. 6-2 gain compression, 3-9, 6-17 harmonic balance, 3-8, 6-5 LSSP, 3-9, 6-16 S-Parameter, 3-8, 6-4 transient, 3-9, 6-18 XDB, 3-9, 6-17 simulation methods backward difference, 3-5 backward euler, 3-4 Gear's methods, 3-5 trapezoidal rule, 3-5 source stepping continuation method, 3-7 S-Parameter simulation controller, 3-8, 6-4 spice format definition, 5-5 statistical correlation controller, 3-10 statistical design controllers using, 3-9 support contact timings, 6-2 website. 6-2 sweeps as convergence tools, 6-8 synchronization modes, 2-10 synchronizing designs, 2-9

### Т

text, adding, 2-8 time domain extraction applications, 6-15 touchstone format, 5-6 transient convergence, 6-18 convergence hints, 6-21 convergence problems, 6-20 convergence tips, 6-19 transient simulation controller, 3-9, 6-18 transientanalysis, 3-4 translating MDS designs, 5-2 translating Series IV designs, 5-1 trapezoidal rule method, 3-5 truncation errors global, 3-6 local, 3-5

#### U

update convergence criterion, 3-6

#### ۷

viewing results, 4-4

#### W

website address, 6-2 contents, 6-1

## Х

XDB simulation controller, 3-9, 6-17

#### Υ

yield analysis, 3-10 yield optimization, 3-10 yield specification controller, 3-10