Abstract—In this paper, we present a simple analytical model for the thermal channel noise of deep-submicron MOS transistors including hot carrier effects. The model is verified by measurements and implemented in the standard BSIM3v3 SPICE model. We show that the consideration of this additional noise caused by hot carrier effects is essential for the correct simulation of the noise performance of a low noise amplifier in the gigahertz range.

Index Terms—Integrated circuit modeling, integrated circuit noise, MOSFETs, MOSFET amplifiers, semiconductor device modeling, semiconductor device noise.

I. INTRODUCTION

Due to continuous reduction of minimum channel length in CMOS technologies in the last years, CMOS has become a candidate for RF applications. For quarter and subquarter micron technologies, transit frequencies in the range of 40–70 GHz and maximum oscillation frequencies up to 40 GHz and more are possible for nMOS transistors [1]. For these devices, the classical assumption of thermal equilibrium in the calculation of the channel noise is questionable. Additionally, so-called hot carrier noise is observed for short-channel transistors [2]–[6].

The purpose of this work is to develop an analytical model for thermal channel noise of extreme short-channel transistors and the implementation in the BSIM3v3 model. With this model RF-CMOS designers are able to simulate the noise performance of their designs (e.g., low noise amplifiers (LNAs), which are an essential part of system-on-a-chip solutions for wireless communication), and to find the optimum between noise performance and ac performance.

II. THERMAL CHANNEL NOISE MODEL

A. Classical Models for Thermal Channel Noise

In most MOS SPICE models normally used, the following equation for the spectral noise density of the drain current $S_d$ is implemented and widely used in noise simulations:

$$S_i = \frac{g_m}{2} kT_0 (g_{ds} + g_{mb})$$

(1)

$g_m$ is the gate transconductance, $g_{ds}$ is the channel conductance, and $g_{mb}$ is the bulk transconductance.

In [7] the following formula is derived:

$$S_i = \frac{8 kT_0}{L^2} \mu Q_{inv}.$$  

(2)

$Q_{inv}$ is the inversion layer charge, $L$ is the channel length, and $\mu$ is the mobility.

In general, an effective mobility $\mu_{eff}$ is used in compact models, taking into account the influence of vertical and lateral electric fields, giving

$$S_i = \frac{4kT_0}{L^2} \mu_{eff} Q_{inv}$$  

(3)

$$\mu_{eff} = \frac{\mu_S}{(1 + \left( \frac{E_X}{E_{crk}} \right)^{\beta})^{1/\beta}}.$$  

(4)

$E_X = V_{dseff}/L_{eff}$ is the lateral electric field, $E_{crk} = v_{sat}/\mu_S$, $v_{sat}$ is the saturation velocity, $\beta = 2$ for electrons [8], $\mu_S$ is the surface mobility in the BSIM3v3 model, and

$$V_{dseff} = \begin{cases} V_{ds} & \text{in lin. region} \\ V_{dsext} & \text{in saturation.} \end{cases}$$

B. Extraction of Thermal Channel Noise out of RF Noise Measurements

A commercial noise-figure measurement setup was used (ATN) and on wafer measurements from 600 MHz up to 6 GHz have been performed. This frequency range is high enough to clearly separate $1/f$ and white noise. The noise measurements are de-embedded with the noise de-embedding method presented in [9]. Exact de-embedding of the noise measurements is very important, because the influence of the parasitics (pads and substrate resistors) on the NF50 (noise figure with 50-Ω source resistance) value can be significant.

At the same structures, $S$ parameters are also measured and de-embedded with usual standard methods. For the exact extraction of the thermal noise, all additional noise sources in the small-signal equivalent circuit have to be considered. It is not necessary to have an exact small-signal equivalent circuit of the transistor, because the measured $S$ or $y$ parameters are used directly for the calculations. The circuits in Figs. 1 and 2 are used to calculate the contributions of the noise sources to the NF50 value, where Fig. 1 is only used for the calculation.
Fig. 1. Circuit for the calculation of the contribution of gate resistance \((v_{gs}^2)\), source resistance \((v_{rs}^2)\), drain resistance \((v_{rd}^2)\), substrate resistance \((v_{rsub}^2)\) and the 50-Ω resistance \((v_{r50}^2)\) to the NF50 value. The intrinsic noiseless two-port represents the whole transistor except the substrate components (separated with \(y\) parameter subtraction).

Fig. 2. Circuit for the calculation of the contribution of the channel noise \((v_{d}^2)\) to the NF50 value. The intrinsic noiseless two-port represents the whole transistor except the substrate components (separated with \(y\) parameter subtraction) and drain \((R_d)\) and source \((R_s)\) resistors (separated with \(z\) parameter subtraction).

of the parasitics and \(R_{50}\) contribution, and Fig. 2 is used for the calculation of the channel noise contribution. The gate resistance is extracted from the layout and the source and drain resistors are extracted from dc measurements. The substrate resistor and the junction substrate capacitor are extracted from the two-port parameter \(z\). The NF50 value of the whole circuit is calculated using (5). In this equation, all values are known except the contribution of the channel noise \(v_{d}^2\) as shown in (5), at the bottom of the page.

With the help of Fig. 2 and (5), the channel noise \(v_{d}^2\) is calculated. In Fig. 3 the extracted channel noise is plotted for two different bias points versus frequency. To make sure, the gate-induced noise is negligible for all test structures, only frequencies up to 2 GHz \((f_l/10)\) are taken into account for the calculation of the mean value for each bias point. Details of the extraction procedure of the channel noise are described in [10].

In Fig. 4, simulation results with (1) and (3) are compared with values of the spectral noise density of the drain current extracted from NF50 measurements for different \(V_{gs}\) and constant \(V_{ds}\). Depending on the bias point and the model which is used, the simulation could be up to a factor 4 smaller than the measurement.

C. New Model Including Hot Carrier Effects

According to [7], the contribution of a small element of the channel \(dx\) to the spectral noise density of the current is

\[
dS_i = \frac{4kT \mu(x) Q_{min}(x)}{I^2} \, dx
\]  

\[
NF50 = \frac{(v_{gs}^2)_{R50} + (v_{rs}^2)_{Rg} + (v_{rd}^2)_{Rs} + (v_{rsub}^2)_{Rsub} + (v_{r50}^2)_{id}}{(v_{r50}^2)_{R50}}.
\]
where $T_e$ is the electron temperature. In [7], $T_e = T_0$ is assumed, although $T_e$ depends on the electric field $E(x)$ [11]

$$T_e = T_0 + \delta T_0 \frac{E(x)^2}{E_{\text{crit}}^2}$$

(7)

with $\delta$ being a parameter to adjust the simulation to the measurement.

For the calculations, the transistor channel is divided into a gradual channel region (I) and a velocity saturation region (II) [6]; see Fig. 5.

Combining (6) and (7) and integrating over the channel length gives

$$S_{III} = \frac{4k}{L^2} \left[ \int_{I_a}^{L} W T_0 \mu(x) Q_{\text{inv}}(x) \, dx + \delta \int_{I_b}^{L} W T_0 \frac{E(x)^2}{E_{\text{crit}}^2} \mu(x) Q_{\text{inv}}(x) \, dx \right]$$

(8b)

where $S_{III}$ is the spectral noise density of region I and $S_{II} + S_{III}$ the density of region II. The whole spectral noise density is the sum of these two values: $S_i = S_{II} + S_{III}$. With the use of $\mu(x) = \nu(x)/E(x)$ and $I_D = Wv(x)Q_{\text{inv}}(x)$ [where $\nu(x)$ is the velocity and $I_D$ is the dc drain current] and the relation for the electric field in region II from [12]

$$E(x) = E_{\text{crit}} \cosh(\alpha x)$$

(9)

the formula for the spectral noise density of the thermal channel noise including hot carrier effects is [for $\alpha$ see (14)]

$$S_i = \frac{4kT_0}{L^2} \mu_{\text{eff}} Q_{\text{inv}} \left[ \int_{I_a}^{L} \frac{W T_0 \mu(x) Q_{\text{inv}}(x)}{E_{\text{crit}}^2} \, dx \right] + \delta \int_{I_b}^{L} \frac{W T_0 \nu(x) Q_{\text{inv}}(x)}{E_{\text{crit}}^2} \, dx$$

$$+ \delta \frac{4kT_0 I_D}{L^2 E_{\text{crit}}^2} \frac{1}{\alpha} \sinh(\alpha \Delta L)$$

(10)

In Fig. 6, the four parts of (10) are plotted for a 0.18-µm nMOS transistor versus $V_{gs}$ at $V_{ds} = 1.8$ V. It can be seen that Part Ib (hot carrier effects in region I) and Ila (thermal equilibrium part...
Fig. 6. Contribution of the different parts of (10) to the spectral noise density of the drain current of a 0.18-μm nMOS transistor.

Fig. 7. Comparison between thermal channel noise extracted from NF50 measurements and simulation with (11) for a 0.25-μm nMOS in linear region versus $V_{gs}$.

Fig. 8. Comparison between thermal channel noise extracted from NF50 measurements and simulation with (11) for a 0.25-μm nMOS at $V_{ds} = 2.5$ V versus $V_{gs}$.

Fig. 9. Comparison between thermal channel noise extracted from NF50 measurements and simulation with (11) for a 1.05-μm nMOS at $V_{ds} = 2.5$ V versus $V_{gs}$.

Fig. 10. Comparison between thermal channel noise extracted from NF50 measurements and simulation with (11) for a 0.18-μm nMOS at $V_{ds} = 1.8$ V versus $V_{gs}$.

of region II) are relatively small compared to $I_a$ (thermal equilibrium part of region I) and $I_{lb}$ (contribution of the hot carriers in the saturation region II).

To get a simple analytical model, Parts $I_b$ and $II_a$ are neglected and we obtain

$$S_c = \frac{4kT_0}{I_a^2} \mu_{eff} Q_{inv} + \frac{4kT_0}{I_b^2} \frac{1}{E_{crit}} \frac{1}{I_b} \sinh(\alpha \Delta L)$$

where $\Delta L$ is the length of the velocity saturation region [13] (Fig. 5).

$$\Delta L = \frac{1}{\alpha} \ln \left[ \frac{\alpha (V_{ds} - V_{dsat}) + E_D}{E_{crit}} \right]$$

$$E_D = E_{crit} \sqrt{1 + \left[ \frac{\alpha (V_{ds} - V_{dsat})}{E_{crit}} \right]^2}$$

$$\alpha = \lambda \sqrt{\frac{3}{2} \frac{C_{ox}}{x_j}}.$$  

$x_j$ is the junction depth of the source and drain region, $C_{ox}$ is the gate–oxide capacitance, and $\lambda$ is an additional parameter to adjust the channel length modulation (in this work: $\lambda = 3$). As it can be seen from (11), $\delta$ is the only noise parameter to adjust the noise simulation to the measurement results.
III. EXPERIMENTAL RESULTS

In Fig. 7, measurement and simulation are compared for a 0.25-μm nMOS in the linear region. In this region, the contribution of Part IIb is zero ($\Delta L = 0$).

In Fig. 8, measurement and simulation are compared for the same transistor at $V_{ds} = 2.5$ V. It can be seen that at this bias condition the contribution of the saturation region is no longer negligible.

With the adjusted $\delta$ from the short-channel transistor (Fig. 8) the noise of a long-channel transistor was simulated and plotted in Fig. 9 to show the scalability of the model.

In Fig. 10 measurement and simulation of a 0.18-μm transistor in the saturation region ($V_{ds} = 1.8$ V) are compared.

A comparison of Figs. 8 and 10 shows that the part from the hot carriers in saturation region is rising in comparison to the classical $Q_{inv}$ part.

IV. APPLICATION OF THE NEW MODEL IN RF-CMOS DESIGN

To verify the noise model, an LNA was designed (Fig. 11) using a set of well-characterized nMOS cells. The nMOS transistors are modeled by the RF subcircuit presented in Fig. 12. This figure also shows that the layout of the 12-μm-wide transistors was folded to reduce gate resistance and drain area.
the LNA, a transimpedance topology was chosen for the following reasons:

- Input impedance can be set to nearly 50 Ω, so noise can be measured accurately using a noise-figure meter in a 50-Ω system.
- Gain $|S_{21}|^2$ and input impedance $S_{11}$ fit well between simulation and measurement, the first condition to be met before comparing simulated and measured noise ($|S_{21}|^2$ at 1 GHz: measured $\sim$10 dB, simulated $\sim$11 dB)
- Output noise is dominated by the MOS transistors ($\sim$70% of the spectral noise density of the LNA is from the transistors).

Inductors were not used in order to avoid extra modeling uncertainties in the inductor model.

This LNA was fabricated and measured in Infineon standard 0.25-μm CMOS technology. Measured and simulated NF50 values are presented in Table I.

<table>
<thead>
<tr>
<th>Frequency [GHz]</th>
<th>Measured NF50 [dB]</th>
<th>Simulation with simple $Q_{inv}$ Model (3) [dB]</th>
<th>Simulation with new Model (10) [dB]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2.46</td>
<td>1.75</td>
<td>2.42</td>
</tr>
<tr>
<td>2</td>
<td>4.20</td>
<td>3.10</td>
<td>4.00</td>
</tr>
</tbody>
</table>

V. Conclusion

We have shown that the conventional models do not accurately predict the thermal channel noise of deep-submicron MOS transistors. Depending on the operating point, the standard $g_m$ model (1) gives spectral noise densities up to a factor 4 lower than the measurement and the $Q_{inv}$ model up to a factor 2.

A new model for thermal channel noise including hot carrier effects has been developed. This new model has been verified with measured data on single transistors and was implemented in the standard BSIM3v3 model.

Furthermore this model has been verified on a RF-CMOS test circuit (LNA) in 0.25-μm technology at 1 and 2 GHz. An excellent agreement between measured and simulated noise performance was achieved.

It was found that considering hot carrier effects is essential for a correct simulation of the noise performance of this RF-CMOS design.

Acknowledgment

The authors would like to thank Dr. U. Baumann from IMMS Ilmenau for making the measurements.

References


Gerhard Knoblinger (M’97) was born in Upper Austria in 1968. He received the Dipl.-Ing. degree in technical physics from the Technical University of Graz, Austria, in 1996. From 1996 to 1998, he was with the Microelectronics Design Center of Siemens AG Austria, Villach. Since 1998 he has been with the Process and Device Characterization Department in the Semiconductor Group of Siemens AG Germany, now Infineon Technologies. His research interests are high-frequency and noise characterization of deep-submicron CMOS devices. In addition, he is working on the modeling of inductors and varactors and is interested in the design and simulation of RF-CMOS circuits in advanced CMOS technologies.
Peter Klein was born in Bad Aibling, Germany, in 1965. He received the Dipl.-Ing. degree in electrical engineering from the Technical University of Munich, Munich, Germany, in 1992, and the Ph.D. degree from the University of Bundeswehr, Munich, in 1996.

From 1992 to 1995, he was a Research Assistant at the University of Bundeswehr. Since 1995, he has been with Siemens AG Semiconductors, now Infineon Technologies, working on compact CMOS-modeling, simulation, and characterization. Since 2000, he has worked as a Design Engineer on RF-CMOS circuits. He has published over 20 technical papers on device/circuits modeling.

Marc Tiebout (S’90–M’93) was born in Asse, Belgium, in 1969. He received the M.S. degree in electrical and mechanical engineering in 1992 from the Katholieke Universiteit Leuven, Belgium. In 1992, he joined Siemens AG, Corporate Research and Development, Microelectronics, Munich, Germany. He is currently with Infineon Technologies AG, Wireless Products, a subsidiary of Siemens AG, working on RF CMOS circuits and transceivers for wireless communications.