EE 330 Lecture 18

CMOS Process Flow Bipolar Devices **Review from last lecture**

How many models of the MOSFET do we have?

Switch-level model (2)

Square-law model

Square-law model (with λ and bulk additions)

 α -law model (with λ and bulk additions)

BSIM model

BSIM model (with binning extensions)

BSIM model (with binning extensions and process corners)

Review from last lecture

Model Status



Basic Devices and Device Models

- Resistor
- Diode
- Capacitor
- MOSFET
- BJT

Lets pick up a discussion of Technology Files before moving to BJT

Technology Files

• Design Rules

- Process Flow (Fabrication Technology)
 - Model Parameters

1.	Clean wafer	
2.	GROW THIN OXIDE	
3.	Apply photoresist	
4.	PATTERN n-well	(MASK #1)
5.	Develop photoresist	
6.	Deposit and diffus n-type impurities	
7.	Strip photoresist	
8.	Strip thin oxide	
9.	Grow thin oxide	
10.	Apply layer of Si ₃ N ₄	
11.	Apply photoresist	
12.	PATTERN Si ₃ N ₄ (active area definition)	(MASK #2)
13.	Develop photoresist	
14.	Etch Si ₃ N ₄	
15.	Strip photoresist	
	Optional field threshold voltage adjust	
	A.1 Apply photoresist	
	A.2 PATTERN ANTIMOAT IN SUBSTRATE	(MASK #A1)
	A.3 Develop photoresist	
	A.4 FIELD IMPLANT p-type)	
	A.5 Strip photoresist	
16.	GROW FIELD OXIDE	
17.	Strip Si ₃ N ₄	
18.	Strip thin oxide	
19.	GROW GATE OXIDE	
20.	POLYSILICON DEPOSITION (POLY I)	
21.	Apply photoresist	
22.	PATTERN POLYSILICON	(MASK #3)
23.	Develop photoresist	
24.	ETCH POLYSILICON	

25.	Strip photoresist	
	Optional steps for double polysilicon process	
	B.1 Strip thin oxide	
	B.2 GROW THIN OXIDE	
	B.3 POLYSILICON DEPOSITION (POLY II)	
	B.4 Apply photoresist	
	B.5 PATTERN POLYSILICON	(MASK #B1)
	B.6 Develop photoresist	
	B.7 ETCH POLYSILICON	
	B.8 Strip photoresist	
	B.9 Strip thin oxide	
26.	Apply photoresist	
27.	PATTERN P-CHANNEL DRAINS AND SOURCES AND	(MASK #4)
	P ⁺ GUARD RINGS (p-well ohmic contacts)	
28.	Develop photoresist	
29.	p ⁺ IMPLANT	
30.	Strip photoresist	
31.	Apply photoresist	
32.	PATTERN N-CHANNEL DRAINS AND SOURCES AND	(MASK #5)
	N ⁺ GUARD RINGS (top ohmic contact to substrate)	
33.	Develop photoresist	
34.	n ⁺ IMPLANT	
35.	Strip photoresist	
36.	Strip thin oxide	
37.	Grow oxide	
38.	Apply photoresist	
39.	PATTERN CONTACT OPENINGS	(MASK #6)
40.	Develop photoresist	
41.	Etch oxide	
42.	Strip photoresist	

44 Apply photoresist	
45. PATTERN METAL (N	MASK #7)
46. Develop photoresist	
47. Etch metal	
48. Strip photoresist	
Optional steps for double metal process	
C.1 Strip thin oxide	
C.2 DEPOSIT INTERMETAL OXIDE	
C.3 Apply photoresist	
C.4 PATTERN VIAS (N	MASK #C1)
C.5 Develop photoresist	
C.6 Etch oxide	
C.7 Strip photoresist	
C.8 APPLY METAL (Metal 2)	
C.9 Apply photoresist	
C.10 PATTERN METAL (N	MASK #C2)
C.11 Develop photoresist	
C.12 Etch metal	
C.13 Strip photoresist	
49. APPLY PASSIVATION	
50. Apply photoresist	
51. PATTERN PAD OPENINGS (N	MASK #8)
52. Develop photoresist	
53. Etch passivation	
54. Strip photoresist	
 ASSEMBLE, PACKAGE AND TEST 	

Bulk CMOS Process Description

- n-well process
- Single Metal Only Depicted
- Double Poly
- This type of process dominates what is used for high-volume "lowcost" processing of integrated circuits today
- Many process variants and specialized processes are used for lowervolume or niche applications
- Emphasis in this course will be on the electronics associated with the design of integrated electronic circuits in processes targeting highvolume low-cost products where competition based upon price differentiation may be acute
- Basic electronics concepts, however, are applicable for lower-volume or niche applications

Components Shown

- n-channel MOSFET
- p-channel MOSFET
- Poly Resistor
- Doubly Poly Capacitor



Consider Basic Components Only

Well Contacts and Guard Rings Will be Discussed Later











1. 2. 3. 4. 5. 6.	Clean wafer GROW THIN OXIDE Apply photoresist PATTERN n-well Develop photoresist Deposit and diffus n-type impurities	(MASK #1)	n-well mask
7.	Strip photoresist		
9.	Grow thin oxide		
10.	Apply layer of Si ₃ N ₄		
11.	Apply photoresist		
12.	PATTERN Si ₃ N ₄ (active area definition)	(MASK #2)	
13.	Develop photoresist		
14.	Etch Si ₃ N ₄		
15.	Strip photoresist		
	Optional field threshold voltage adjust		
	A.1 Apply photoresist	ALASK #AL	
	A.2 PATTERN ANTIMOAT IN SUBSTRATE	(MASK #AI)	
	A.3 Develop photoresist		
	A.5 Strip photoresist		
16	GROW FIELD OXIDE		
10.	Strin SiaNe		
18.	Strip bijiti		
19.	GROW GATE OXIDE		
20.	POLYSILICON DEPOSITION (POLY I)		
21.	Apply photoresist		
22.	PATTERN POLYSILICON	(MASK #3)	
23.	Develop photoresist		
24.	ETCH POLYSILICON		





Detailed Description of First Photolithographic Steps Only

- Top View
- Cross-Section View

∆ ↑	A' ∫
₿ Ĺ	₿'



B-B' Section



B-B' Section



	1.	Clean wafer		
	2.	GROW THIN OXIDE		
	3.	Apply photoresist		
	4.	PATTERN n-well	(MASK #1)	n-well mask
	5.	Develop photoresist		
	6.	Deposit and diffus n-type impurities		
	7.	Strip photoresist		
	8.	Strip thin oxide		
	9.	Grow thin oxide		
	10.	Apply layer of Si ₃ N ₄		
	11.	Apply photoresist		
	12.	PATTERN Si ₃ N ₄ (active area definition)	(MASK #2)	active mask
	13.	Develop photoresist		
	14.	Etch Si ₃ N ₄		
	15.	Strip photoresist		
		Optional field threshold voltage adjust		
~		A.1 Apply photoresist		
		A.2 PATTERN ANTIMOAT IN SUBSTRATE	(MASK #A1)	
		A.3 Develop photoresist		
		A.4 FIELD IMPLANT p-type)		
		A.5 Strip photoresist		
	16.	GROW FIELD OXIDE		
	17.	Strip Si ₃ N ₄		
	18.	Strip thin oxide		
	19.	GROW GATE OXIDE		
	20.	POLYSILICON DEPOSITION (POLY I)		
	21.	Apply photoresist		
	22.	PATTERN POLYSILICON	(MASK #3)	
	23,	Develop photoresist		
	24.	ETCH POLYSILICON		







	1. 2.	Clean wafer GROW THIN OXIDE		
	3.	Apply photoresist		n well mook
	4.	PATTERN n-well	(MASK #1)	n-weil mask
	5.	Develop photoresist		
	6.	Deposit and diffus n-type impurities		
	7.	Strip photoresist		
	8.	Strip thin oxide		
	9.	Grow thin oxide		
	10.	Apply layer of Si ₃ N ₄		
	11.	Apply photoresist	a	
	12.	PATTERN Si_3N_4 (active area definition)	(MASK #2)	active mask
	13.	Develop photoresist		
	14.	Etch Si_3N_4		
	15.	Strip photoresist		
		Optional field threshold voltage adjust		
		A.1 Apply photoresist	a com de co	
		A.2 PATTERN ANTIMOAT IN SUBSTRATE	(MASK #A1)	
		A.3 Develop photoresist		
		A.4 FIELD IMPLANT p-type)		
		A.5 Strip photoresist		
	16.	GROW FIELD OXIDE		
	17.	Strip Si ₃ N ₄		
	18.	Strip thin oxide		
	19.	GROW GATE OXIDE		
	20.	POLYSILICON DEPOSITION (POLY I)		
\prec	21.	Apply photoresist	an ar Ha	Poly I mask
	22.	PATTERN POLYSILICON	(MASK #3)	i ory i mask
	23.	Develop photoresist		
	24.	ETCH POLYSILICON		







Poly 1 Mask



B-B' Section

1.	Clean wafer	
2.	GROW THIN OXIDE	
3.	Apply photoresist	
4.	PATTERN n-well	(MASK #1)
5.	Develop photoresist	
6.	Deposit and diffus n-type impurities	
7.	Strip photoresist	
8.	Strip thin oxide	
9.	Grow thin oxide	
10.	Apply layer of Si ₃ N ₄	
11.	Apply photoresist	
12.	PATTERN Si ₃ N ₄ (active area definition)	(MASK #2)
13.	Develop photoresist	
14.	Etch Si ₃ N ₄	
15.	Strip photoresist	
	Optional field threshold voltage adjust	
	A.1 Apply photoresist	
	A.2 PATTERN ANTIMOAT IN SUBSTRATE	(MASK #A1)
	A.3 Develop photoresist	
	A.4 FIELD IMPLANT p-type)	
	A.5 Strip photoresist	
16.	GROW FIELD OXIDE	
17.	Strip Si ₃ N ₄	
18.	Strip thin oxide	
19.	GROW GATE OXIDE	
20.	POLYSILICON DEPOSITION (POLY I)	
21.	Apply photoresist	
22.	PATTERN POLYSILICON	(MASK #3)
23.	Develop photoresist	
24.	ETCH POLYSILICON	



Poly II mask



	Poly 2 Mask		
A		A' ∫	
B		B'	



A-A' Section



B-B' Section

1.	Clean wafer	
2.	GROW THIN OXIDE	
3.	Apply photoresist	
4.	PATTERN n-well	(MASK #1)
5.	Develop photoresist	
6.	Deposit and diffus n-type impurities	
7.	Strip photoresist	
8.	Strip thin oxide	
9.	Grow thin oxide	
10.	Apply layer of Si ₃ N ₄	
11.	Apply photoresist	
12.	PATTERN Si ₃ N ₄ (active area definition)	(MASK #2)
13.	Develop photoresist	
14.	Etch Si ₃ N ₄	
15.	Strip photoresist	
	Optional field threshold voltage adjust	
	A.1 Apply photoresist	
	A.2 PATTERN ANTIMOAT IN SUBSTRATE	(MASK #A1)
	A.3 Develop photoresist	
	A.4 FIELD IMPLANT p-type)	
	A.5 Strip photoresist	
16.	GROW FIELD OXIDE	
17.	Strip Si ₃ N ₄	
18.	Strip thin oxide	
19.	GROW GATE OXIDE	
20.	POLYSILICON DEPOSITION (POLY I)	
21.	Apply photoresist	
22.	PATTERN POLYSILICON	(MASK #3)
23.	Develop photoresist	
24.	ETCH POLYSILICON	

	25.	Strip photoresist Optional steps for double polysilicon process B.1 Strip thin oxide B.2 GROW THIN OXIDE B.3 POLYSILICON DEPOSITION (POLY II) B.4 Apply photoresist B.5 PATTERN POLYSILICON B.6 Develop photoresist B.7 ETCH POLYSILICON B.8 Strip photoresist B.9 Strip thin oxide	(MASK #B1)	Poly II mask
ſ	26. 27. 28.	Apply photoresist PATTERN P-CHANNEL DRAINS AND SOURCES A P ⁺ GUARD RINGS (p-well ohmic contacts) Develop photoresist	ND (MASK #4)	p-select mask
	29. 30. 31. 32. 33.	p ⁺ IMPLANT Strip photoresist Apply photoresist PATTERN N-CHANNEL DRAINS AND SOURCES A N ⁺ GUARD RINGS (top ohmic contact to substrate) Develop photoresist	ND (MASK #5)	n-select mask
	34. 35. 36. 37. 38. 39. 40. 41. 42.	n ⁺ IMPLANT Strip photoresist Strip thin oxide Grow oxide Apply photoresist PATTERN CONTACT OPENINGS Develop photoresist Etch oxide Strip photoresist	(MASK #6)	



	P-	Select	
A			A'
B			₿'

P-Select Mask – p-diffusion



Note the gate is self aligned !!

n-Select Mask – n-diffusion



B-B' Section

1.	Clean wafer	
2.	GROW THIN OXIDE	
3.	Apply photoresist	
4.	PATTERN n-well	(MASK #1)
5.	Develop photoresist	
6.	Deposit and diffus n-type impurities	
7.	Strip photoresist	
8.	Strip thin oxide	
9.	Grow thin oxide	
10.	Apply layer of Si ₃ N ₄	
11.	Apply photoresist	
12.	PATTERN Si ₃ N ₄ (active area definition)	(MASK #2)
13.	Develop photoresist	
14.	Etch Si ₃ N ₄	
15.	Strip photoresist	
	Optional field threshold voltage adjust	
	A.1 Apply photoresist	
	A.2 PATTERN ANTIMOAT IN SUBSTRATE	(MASK #A1)
	A.3 Develop photoresist	
	A.4 FIELD IMPLANT p-type)	
	A.5 Strip photoresist	
16.	GROW FIELD OXIDE	
17.	Strip Si ₃ N ₄	
18.	Strip thin oxide	
19.	GROW GATE OXIDE	
20.	POLYSILICON DEPOSITION (POLY I)	
21.	Apply photoresist	
22.	PATTERN POLYSILICON	(MASK #3)
23.	Develop photoresist	
24.	ETCH POLYSILICON	

25.	Strip photoresist		
	Denomal steps for abudie polysticon process		
	B.1 Sup this oxide		
	B 2 DOLVSILICON DEPOSITION (POLV II)		
	B.5 FOLISIEICON DEFOSITION (FOLI II) B.4 Apply photoresist		
	D.4 Apply photoesist	(MASK #B1)	Doly II mook
	B.5 FAITERN FOLISILICON B.6 Develop photoresist		POly II Mask
	D.0 Develop photocessi D.7 ETCH DOLVSH ICON		
	B.7 ETCH FOLISILICON B.8 Strip photoresist		
	B.o Strip photoresist B.O. Strip thin oxide		
	B.9 Sulp unit oxide		
26.	Apply photoresist		
27.	PATTERN P-CHANNEL DRAINS AND SOURCES AND	(MASK #4)	n-select mask
	P ⁺ GUARD RINGS (p-well ohmic contacts)		p beleet maak
28.	Develop photoresist		
29.	p ⁺ IMPLANT		
30.	Strip photoresist		
31.	Apply photoresist		
32.	PATTERN N-CHANNEL DRAINS AND SOURCES AND	(MASK #5)	n-select mask
	N ⁺ GUARD RINGS (top ohmic contact to substrate)		
33.	Develop photoresist		
34.	n ⁺ IMPLANT		
35.	Strip photoresist		
36.	Strip thin oxide		
37.	Grow oxide		
38.	Apply photoresist		· · · ·
39.	PATTERN CONTACT OPENINGS	(MASK #6)	contact mask
40.	Develop photoresist		
41.	Etch oxide		
42.	Strip photoresist		

43.	APPLY METAL	
44.	Apply photoresist	
45.	PATTERN METAL	(MASK #7)
46.	Develop photoresist	
47.	Etch metal	
48.	Strip photoresist	
	Optional steps for double metal process	
	C.1 Strip thin oxide	
	C.2 DEPOSIT INTERMETAL OXIDE	
	C.3 Apply photoresist	
	C.4 PATTERN VIAS	(MASK #C1)
	C.5 Develop photoresist	
	C.6 Etch oxide	
	C.7 Strip photoresist	
	C.8 APPLY METAL (Metal 2)	
	C.9 Apply photoresist	
	C.10 PATTERN METAL	(MASK #C2)
	C.11 Develop photoresist	
	C.12 Etch metal	
	C.13 Strip photoresist	
49.	APPLY PASSIVATION	
50.	Apply photoresist	
51.	PATTERN PAD OPENINGS	(MASK #8)
52.	Develop photoresist	
53.	Etch passivation	
54.	Strip photoresist	
55.	ASSEMBLE, PACKAGE AND TEST	







A-A' Section



1.	Clean wafer	
2.	GROW THIN OXIDE	
3.	Apply photoresist	
4.	PATTERN n-well	(MASK #1)
5.	Develop photoresist	
6.	Deposit and diffus n-type impurities	
7.	Strip photoresist	
8.	Strip thin oxide	
9.	Grow thin oxide	
10.	Apply layer of Si ₃ N ₄	
11.	Apply photoresist	
12.	PATTERN Si ₃ N ₄ (active area definition)	(MASK #2)
13.	Develop photoresist	
14.	Etch Si ₃ N ₄	
15.	Strip photoresist	
	Optional field threshold voltage adjust	
	A.1 Apply photoresist	
	A.2 PATTERN ANTIMOAT IN SUBSTRATE	(MASK #A1)
	A.3 Develop photoresist	
	A.4 FIELD IMPLANT p-type)	
	A.5 Strip photoresist	
16.	GROW FIELD OXIDE	
17.	Strip Si ₃ N ₄	
18.	Strip thin oxide	
19.	GROW GATE OXIDE	
20.	POLYSILICON DEPOSITION (POLY I)	
21.	Apply photoresist	
22.	PATTERN POLYSILICON	(MASK #3)
23.	Develop photoresist	
24.	ETCH POLYSILICON	

25.	Strip photoresist	
	Optional steps for double polysilicon process	
	B.1 Strip thin oxide	
	B.2 GROW THIN OXIDE	
	B.3 POLYSILICON DEPOSITION (POLY II)	
	B.4 Apply photoresist	
	B.5 PATTERN POLYSILICON	(MASK #B1)
	B.6 Develop photoresist	
	B.7 ETCH POLYSILICON	
	B.8 Strip photoresist	
	B.9 Strip thin oxide	
26.	Apply photoresist	
27.	PATTERN P-CHANNEL DRAINS AND SOURCES AND	(MASK #4)
	P ⁺ GUARD RINGS (p-well ohmic contacts)	
28.	Develop photoresist	
29.	p ⁺ IMPLANT	
30.	Strip photoresist	
31.	Apply photoresist	
32.	PATTERN N-CHANNEL DRAINS AND SOURCES AND	(MASK #5)
	N ⁺ GUARD RINGS (top ohmic contact to substrate)	
33.	Develop photoresist	
34.	n ⁺ IMPLANT	
35.	Strip photoresist	
36.	Strip thin oxide	
37.	Grow oxide	
38.	Apply photoresist	
39.	PATTERN CONTACT OPENINGS	(MASK #6)
40.	Develop photoresist	
41.	Etch oxide	
42.	Strip photoresist	

43. 44. 45. 46. 47. 48.	APPLY METAL Apply photoresist PATTERN METAL Develop photoresist Etch metal Strip photoresist	(MASK #7)	Metal 1 mask
	Optional steps for double metal process		
	C.1 Strip thin oxide C.2 DEPOSIT INTERMETAL OXIDE		
	C.3 Apply photoresist		
	C.4 PATTERN VIAS	(MASK #C1)	Via mask
	C.5 Develop photoresist		
	C.6 Etch oxide		
	C.7 Strip photoresist		
	C.8 APPLY METAL (Metal 2)		
	C.9 Apply photoresist		
	C.10 PATTERN METAL	(MASK #C2)	Metal 2 mask
	C.11 Develop photoresist		
	C.12 Etch metal		
	C.13 Strip photoresist		
49.	APPLY PASSIVATION		
50.	Apply photoresist		
51.	PATTERN PAD OPENINGS	(MASK #8)	Pad Open mask
52.	Develop photoresist		
53.	Etch passivation		
54.	Strip photoresist		
55.	ASSEMBLE, PACKAGE AND TEST		







A-A' Section



B-B' Section





Should now know what you can do in this process !!

Can metal connect to active?

Can metal connect to substrate when on top of field oxide?

How can metal be connected to substrate?

Can poly be connected to active under gate?

Can poly be connected to active any place?

Can metal be placed under poly to isolate it from bulk?

Can metal 2 be connected directly to active?

Can metal 2 be connected to metal 1?

Can metal 2 pass under metal 1?

Could a process be created that will result in an answer of YES to most of above?

How we started this course



Thanks for your patience !!

The basic concepts should have now come together





Stay Safe and Stay Healthy !

End of Lecture 18