EE 330
Lecture 42
Digital Circuits

- Elmore Delay
- Power Dissipation
- Other Logic Styles
- Dynamic Logic Circuits
Review from Last Time

**Propagation Delay in Multiple-Levels of Logic with Stage Loading**

### Asymmetric-sized gates

<table>
<thead>
<tr>
<th>C\textsubscript{IN}/C\textsubscript{REF}</th>
<th>Equal Rise/Fall</th>
<th>Equal Rise/Fall (with OD)</th>
<th>Minimum Sized</th>
<th>Asymmetric OD (OD\textsubscript{HL}, OD\textsubscript{LH})</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Inverter</strong></td>
<td>1</td>
<td>OD</td>
<td>1/2</td>
<td>\frac{\text{OD}<em>{HL}+3\cdot\text{OD}</em>{LH}}{4}</td>
</tr>
<tr>
<td><strong>NOR</strong></td>
<td>3k+1/4</td>
<td>3k+1\cdot\text{OD}</td>
<td>1/2</td>
<td>\frac{\text{OD}<em>{HL}+3k\cdot\text{OD}</em>{LH}}{4}</td>
</tr>
<tr>
<td><strong>NAND</strong></td>
<td>3+k/4</td>
<td>3+k\cdot\text{OD}</td>
<td>1/2</td>
<td>k\cdot\text{OD}<em>{HL}+3\cdot\text{OD}</em>{LH}/4</td>
</tr>
</tbody>
</table>

**Overdrive**

<table>
<thead>
<tr>
<th>C\textsubscript{IN}/C\textsubscript{REF}</th>
<th>Equal Rise/Fall</th>
<th>Equal Rise/Fall (with OD)</th>
<th>Minimum Sized</th>
<th>Asymmetric OD (OD\textsubscript{HL}, OD\textsubscript{LH})</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Inverter</strong></td>
<td>1</td>
<td>OD</td>
<td>1</td>
<td>\text{OD}_{HL}</td>
</tr>
<tr>
<td><strong>NOR</strong></td>
<td>1</td>
<td>OD</td>
<td>1/3</td>
<td>\text{OD}_{LH}</td>
</tr>
<tr>
<td><strong>NAND</strong></td>
<td>1</td>
<td>OD</td>
<td>1/k</td>
<td>\text{OD}_{HL}</td>
</tr>
<tr>
<td><strong>Inverter</strong></td>
<td>1</td>
<td>OD</td>
<td>1/3</td>
<td>\text{OD}_{LH}</td>
</tr>
<tr>
<td><strong>NOR</strong></td>
<td>1</td>
<td>OD</td>
<td>1/3</td>
<td>\text{OD}_{LH}</td>
</tr>
<tr>
<td><strong>NAND</strong></td>
<td>1</td>
<td>OD</td>
<td>1/3</td>
<td>\text{OD}_{LH}</td>
</tr>
</tbody>
</table>

\[
\frac{t_{PROP}}{t_{REF}} = \sum_{k=1}^{n} \frac{F_{(k+1)}}{\text{OD}_k} \quad \sum_{k=1}^{n} \frac{F_{(k+1)}}{\text{OD}_k} \quad \frac{1}{2} \sum_{k=1}^{n} F_{(k+1)} \left( \frac{1}{\text{OD}_{HLk}} + \frac{1}{\text{OD}_{LHk}} \right) \quad \frac{1}{2} \sum_{k=1}^{n} F_{(k+1)} \left( \frac{1}{\text{OD}_{HLk}} + \frac{1}{\text{OD}_{LHk}} \right) \]

\[
t_{PROP} = t_{REF} \cdot \left( \frac{1}{2} \sum_{k=1}^{5} F_{(k+1)} \left( \frac{1}{\text{OD}_{HLk}} + \frac{1}{\text{OD}_{LHk}} \right) \right)
\]
Optimal Driving of Capacitive Loads

\[
\theta_{\text{OPT}} = e \\
n_{\text{OPT}} = \ln \left( \frac{C_L}{C_{\text{REF}}} \right) \\
t_{\text{PROP}} = t_{\text{REF}} \frac{\theta}{\ln(\theta)} \left[ \ln \left( \frac{C_L}{C_{\text{REF}}} \right) \right]
\]

\[
t_{\text{PROP}} = t_{\text{REF}} e \left[ \ln \left( \frac{C_L}{C_{\text{REF}}} \right) \right] = n\theta t_{\text{REF}}
\]

\[\theta_n C_{\text{REF}} = C_L\]
Example: Design a pad driver for driving a load capacitance of 10pF, determine $t_{PROP}$ for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter.

In 0.5μm process, $t_{REF}=20$ps, $C_{REF}=4fF$, $R_{PDREF}=2.5K$

$W_{nk}=2.5^{k-1}$, $W_{pk}=3 \cdot 2.5^{k-1}$

$L_n=L_p=L_{MIN}$

<table>
<thead>
<tr>
<th>$k$</th>
<th>n-channel</th>
<th>p-channel</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1 $W_{MIN}$</td>
<td>3 $W_{MIN}$</td>
</tr>
<tr>
<td>2</td>
<td>2.5 $W_{MIN}$</td>
<td>7.5 $W_{MIN}$</td>
</tr>
<tr>
<td>3</td>
<td>6.25 $W_{MIN}$</td>
<td>18.75 $W_{MIN}$</td>
</tr>
<tr>
<td>4</td>
<td>15.6 $W_{MIN}$</td>
<td>46.9 $W_{MIN}$</td>
</tr>
<tr>
<td>5</td>
<td>39.1 $W_{MIN}$</td>
<td>117.2 $W_{MIN}$</td>
</tr>
<tr>
<td>6</td>
<td>97.7 $W_{MIN}$</td>
<td>293.0 $W_{MIN}$</td>
</tr>
<tr>
<td>7</td>
<td>244.1 $W_{MIN}$</td>
<td>732.4 $W_{MIN}$</td>
</tr>
<tr>
<td>8</td>
<td>610.4 $W_{MIN}$</td>
<td>1831.1 $W_{MIN}$</td>
</tr>
</tbody>
</table>

Note devices in last stage are very large!
Consider a 7-stage pad driver and assume $\theta = 3$
Review from Last Time
Area of Last Stage Larger than that of all previous stages combined!
Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
  - Ratio Logic
- Propagation Delay
  - Simple analytical models
    - FI/OD
    - Logical Effort
    - Elmore Delay
- Sizing of Gates
  - done
  - partial

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
  - Power Dissipation in Logic Circuits
  - Other Logic Styles
  - Array Logic
  - Ring Oscillators
Propagation Delay in “Logic Effort” approach

(Discussed in Chapter 4 of Text but definitions are not rigorous)

Propagation delay for equal rise/fall gates was derived to be

\[ t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^{n} \frac{F_l(k+1)}{OD_k} \]

Delay calculations with “logical effort” approach

Logical effort delay approach:

\[ t_{\text{PROP}} = \sum_{k=1}^{n} f_k \]

(t_{\text{REF}} scaling factor not explicitly stated)

where \( f_k \) is the “effort delay” of stage \( k \)

\[ f_k = g_k h_k \]

\( g_k \) = logical effort

\( h_k \) = electrical effort
Propagation Delay in “Logic Effort” approach

\[ t_{PROP} = \sum_{k=1}^{n} f_k \]

\[ f_k = g_k h_k \]

\[ f_k = \text{“effort delay” of stage k} \]

\[ g_k = \text{logical effort} \]

\[ h_k = \text{electrical effort} \]

Logic Effort is the ratio of the input capacitance of a gate to the input capacitance of an inverter that can deliver the same output current.

Electrical Effort is the ratio of the gate load capacitance to the input capacitance of a gate.
Propagation Delay in “Logic Effort” approach

\[
t_{\text{PROP}} = \sum_{k=1}^{n} f_k \quad \quad f_k = g_k h_k
\]

Logic Effort \((g)\) is the ratio of the input capacitance of a gate to the input capacitance of an inverter that can deliver the same output current.

Electrical Effort \((h)\) is the ratio of the gate load capacitance to the input capacitance of a gate.

\[
g_k = \frac{C_{\text{IN}_k}}{C_{\text{REF} \cdot \text{OD}_k}} \quad \quad h_k = \frac{C_{\text{REF} \cdot \text{FI}_{k+1}}}{C_{\text{IN}_k}}
\]
Propagation Delay in “Logic Effort” approach

\[ t_{PROP} = \sum_{k=1}^{n} f_k \]

\[ f_k = g_k h_k \]

\[ g_k = \frac{C_{IN_k}}{C_{REF} \cdot OD_k} \]

\[ h_k = \frac{C_{REF} \cdot F_{l(k+1)}}{C_{IN_k}} \]

\[ f_k = \left( \frac{C_{IN_k}}{C_{REF} \cdot OD_k} \right) \left( \frac{C_{REF} \cdot F_{l(k+1)}}{C_{IN_k}} \right) \]

\[ f_k = \frac{F_{l(k+1)}}{OD_k} \]

\[ t_{PROP} = \sum_{k=1}^{n} f_k = \sum_{k=1}^{n} g_k h_k = \sum_{k=1}^{n} \frac{F_{l(k+1)}}{OD_k} \]
Propagation Delay in “Logic Effort” approach

\[ t_{\text{PROP}} = \sum_{k=1}^{n} f_k = \sum_{k=1}^{n} g_k h_k = \sum_{k=1}^{n} \frac{F_{l(k+1)}}{OD_k} \]

- Note with the exception of the \( t_{\text{REF}} \) scaling factor, this expression is identical to what we have derived previously.
- Probably more tedious to use the “Logical Effort” approach.
- Extensions to asymmetric overdrive factors may not be trivial.
- Extensions to include parasitics may be tedious as well.
- Logical Effort is widely used throughout the industry.
Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
  - Ratio Logic
- Propagation Delay
  - Simple analytical models
    - FI/OD
    - Logical Effort
- Elmore Delay
- Sizing of Gates
- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
  - Power Dissipation in Logic Circuits
  - Other Logic Styles
  - Array Logic
  - Ring Oscillators

done
partial
Elmore Delay Calculations

- Interconnects have a distributed resistance and a distributed capacitance - Often modeled as resistance/unit length and capacitance per unit length
- These delay the propagation of the signal
- Effectively a transmission line - analysis is really complicated
- Can have much more complicated geometries
Elmore Delay Calculations

Can have much more complicated geometries
Elmore Delay Calculations

For $x_1 < x_2 < x_3$
Elmore Delay Calculations

A lumped element model of transmission line

Even this lumped model is 4-th order and a closed-form solution is very tedious!

Need a quick (and reasonably good) approximation to the delay of a delay line!!
Elmore Delay Calculations

A lumped element model of transmission line

Even this lumped model is 4-th order and a closed-form solution is very tedious!

Need a quick (and reasonably good) approximation to the delay of a delay line!
Elmore Delay Calculations

\[
\begin{align*}
V_{\text{IN}} & \quad \bullet \quad C_1 \quad \bullet \quad C_2 \quad \bullet \quad C_3 \quad \bullet \quad \cdots \quad \bullet \quad C_n \\
& \quad \bullet \quad R_1 \quad \bullet \quad R_2 \quad \bullet \quad R_3 \quad \bullet \quad R_n \\
& \quad \bullet \quad V_{\text{OUT}}
\end{align*}
\]

Elmore delay:

\[
t_{PD} = \sum_{i=1}^{n} \left( \sum_{j=1}^{i} C_i R_j \right)
\]

- It can be shown that this is a reasonably good approximation to the actual delay.
- **Numbering is critical** (resistors and capacitors numbered from input to output).
- As stated, only applies to this specific structure.
Elmore Delay Calculations

Elmore delay:

\[ t_{PD} = \sum_{i=1}^{n} \left( C_i \sum_{j=1}^{i} R_j \right) \]

- Note error in text on Page 161 of first edition of WH

\[ t_{pd} = \sum_{i} R_{n-i} C_i = \sum_{i=1}^{N} C_i \sum_{j=i}^{i} R_j \]

- Not detailed definition on Page 150 of second edition of WH
Elmore delay[1] is a simple approximation to the delay through an RC network in an electronic system. It is often used in applications such as logic synthesis, delay calculation, static timing analysis, placement and routing, since it is simple to compute (especially in tree structured networks, which are the vast majority of signal nets within ICs) and is reasonably accurate. Even where it is not accurate, it is usually faithful, in the sense that reducing the Elmore delay will almost always reduce the true delay, so it is still useful in optimization.

Elmore Delay Calculations

Example:

\[ t = \sum_{i=1}^{4} \sum_{j=1}^{i} \left( C_i \sum_{j=1}^{i} R_j \right) \]

Elmore delay:

\[ t_{PD} = \sum_{i=1}^{4} (t_i) \]

where

\[ t_i = C_i \sum_{j=1}^{j} R_j \quad j = 1, 2, 3, 4 \]

What is really happening?

- Creating 4 first-order circuits
- Delay to \( V_1, V_2, V_3 \) and \( V_4 \) calculated separately by considering capacitors one at a time and assuming others are 0
Elmore Delay Calculations

Extensions:

Lumped Network Model:
Elmore Delay Calculations

Extensions:

1. Create a lumped element model

2. Identify a path from input to output
Elmore Delay Calculations

Extensions:

3. Renumber elements along path from input to output and neglect off-path elements

4. Use Elmore Delay equation for elements on this RC network

\[ t_{PD} = \sum_{i=1}^{4} \left( C_i \sum_{j=1}^{i} R_j \right) \]
Elmore Delay Calculations

How is a resistive load handled?
Elmore Delay Calculations

Example with resistive load:

Elmore delay:

\[
 t_{PD} = \sum_{i=1}^{4} \left( C_i \sum_{j=1}^{i} R_j \right)
\]

where

\[
 t_i = C_i \sum_{j=1}^{i} R_j \quad j = 1, 2, 3
\]

\[
 t_4 = C_4 \left( \sum_{j=1}^{4} R_j \right) \parallel R_5
\]

\[
 t_4 = (R_1 + R_2 + R_3 + R_4) / R_5 \parallel C_4
\]
Elmore Delay Calculations

With resistive load:

![Diagram of Elmore delay with resistive load](image)

Simple Elmore delay:

\[
\tau_{PD} = \sum_{i=1}^{n-1} \left( C_i \sum_{j=1}^{i} R_j \right) + C_n \left( \sum_{j=1}^{n} R_j \right) / R_L
\]

Actually, \( R_L \) affects all of the delays and a modestly better but modestly more complicated delay model is often used.
Elmore Delay Calculations

How are the number of stages chosen?

- For hand analysis, keep number of stages small (maybe 3 or 4 for simple delay line) if possible.
- If “faithfulness” is important, should keep the number of stages per unit length constant.
Elmore Delay Calculations
Elmore Delay Calculations

\[ t_1 = R(C + C_{REF}) \]
\[ t_2 = 3RC \]
\[ t_3 = 5R \left( C + \frac{1}{2} C_{REF} \right) \]
\[ t_4 = \left[ 6R / / R_L \right] \frac{25}{4} C_{REF} \]
\[ t_5 = t_{REF} \frac{20}{5} \]

\[ t_{PROP} = \sum_{i=1}^{5} t_i \]
Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
  - Ratio Logic
- Propagation Delay
  - Simple analytical models
    - FI/OD
    - Logical Effort
  - Elmore Delay
- Sizing of Gates

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
  - Other Logic Styles
  - Array Logic
  - Ring Oscillators

- done
- partial
Assume current periodic with period $T_{CL}$

$$P_{AVG,T} = \frac{1}{T_{CL}} \int_{t_1}^{t_1+T_{CL}} V_{DD}I_{DD}(t)dt$$
Power Dissipation in Logic Circuits

Types of Power Dissipation

- Static
- Pipe
- Dynamic
- Leakage
  - Gate
  - Diffusion
  - Drain
End of Lecture 42