EE 434 Lecture 6

Logic Circuits Process Technology

Quiz 4

A proposed three-input Boolean Gate is shown

- a. Determine the Boolean output Y
- b. Is the static power dissipation of this gate zero? (use the switch-level model of the MOSFET)





Quiz 4 A proposed three-input Boolean Gate is shown

- a. Determine the Boolean output Y
- b. Is the static power dissipation of this gate zero? (use the switch-level model of the MOSFET)

Solution:

a) From PDN observe

 $\mathbf{Y} = \overline{\mathbf{A} \bullet \left(\mathbf{B} + \mathbf{C}\right)}$

In standard Sum of Products form

$$\mathbf{Y} = \overline{\mathbf{A}} + \overline{\mathbf{B}} \bullet \overline{\mathbf{C}}$$

b)

Yes – note PU and PD networks are never both conducting



Review from Last Time

- Different Logic Design Styles Can Be Used
 - PTL is one style that can offer significant reductions in complexity
 - Signal Degradation and Static Power Dissipation are issues of concern when using PTL
 - Designer is under complete control of circuits that are placed on the silicon
 - Many designs will mix multiple logic design styles
 - New logic design styles are still being proposed and adopted

Improved Switch-Level Model



Improved Switch-Level Model



Improved Switch-Level Model



 $\begin{array}{ll} C_{GS} \text{ and } R_{SW} \text{ dependent upon device sizes and process} \\ \text{For minimum-sized devices in a 0.5u process} \\ \textbf{C}_{GS} \cong \textbf{1.5fF} \qquad \textbf{R}_{sw} \cong \begin{array}{l} \frac{2K\Omega \ n-channel}{6K\Omega \ p-channel} \end{array} \end{array}$

Considerable emphasis will be placed upon device sizing to manage C_{GS} and R_{SW}

Example



With switch level model







With improved model



Example (cont)

With improved model





Example (cont)

With improved model



Recognize as a first-order RC network

Recall: Step response of any first-order network with LHP pole can be written as $y(t) = F + (I - F)e^{-\frac{t}{\tau}}$

where F is the final value, I is the initial value and τ is the time constant of the circuit

For the circuit above, F=0, I=5 and $\tau = R_{SW}C_L$

Example (cont)

With improved model



$$t_{HL} \cong R_{SW}C_L = 2K \bullet 1pF = .5E - 9 \sec = .5n \sec$$

Stick Diagrams

- It is often necessary to obtain information about placement, interconnect and physical-layer structure
- Stick diagrams are often used for small component-count blocks
- Approximate placement, routing, and area information can be obtained rather quickly with the use of stick diagrams

Stick Diagrams

	Metal 1
	poly
	n-diffusion
	p-diffusion
	Metal 2
X	Contact

Additional layers can be added and color conventions are peronal



Iteration may be needed to come up with a good layout structure

