


EE 434

Lecture 7

Technology Files

Quiz 5

A CMOS inverter is driving a 100 CMOS inverters. Determine the rise and fall times at the output of this inverter if the input is driven by an ideal square wave. Assume the n-channel transistors in the inverters are modeled with an improved switch-level model with input capacitance of 20fF and a channel resistance of 1K Ω and the p-channel resistors use the same model but with corresponding parameters of 50fF and 2K Ω .



And the number is


1 8 7 5 3
6 9 4 2

4

Quiz 5


A CMOS inverter is driving a 100 CMOS inverters. Determine the rise and fall times at the output of this inverter if the input is driven by an ideal square wave. Assume the n-channel transistors in the inverters are modeled with an improved switch-level model with input capacitance of 20fF and a channel resistance of 1K Ω and the p-channel resistors use the same model but with corresponding parameters of 50fF and 2K Ω .

Solution:




Improved switch-level model

$$C_L = 100(20\text{ff} + 50\text{ff}) = 7\text{pf}$$



Quiz 5

Solution:



$$t_{HL} \cong R_{SWn} C_L = 1\text{K} \bullet 7\text{pF} = 7\text{nsec}$$

$$t_{LH} \cong R_{SWp} C_L = 2\text{K} \bullet 7\text{pF} = 14\text{nsec}$$

Review from Last Time

- Improved switch-level model can be used to predict rise and fall times in digital circuits
- Stick diagrams often useful for determining placement and routing strategies
 - Gives insight
 - Not included as a cell view in integrated tool flows

Technology Files

- Provide Information About Process
 - Process Flow
 - Model Parameters
 - Design Rules
- Serve as Interface Between Design Engineer and Process Engineer
- Insist on getting information that is deemed important for a design
 - Limited information available in academia
 - Foundries often sensitive to who gets access to information
 - Customer success and satisfaction is critical to foundries



Technology Files

- **Process Flow** (will discuss next week)
- **Model Parameters** (will discuss in detail after device models are introduced)
- **Design Rules**



Design Rules

- Give minimum feature sizes, spacing, and other constraints that are acceptable in a process
- Very large number of devices can be reliably made with the design rules of a process
- Yield and performance unpredictable and often low if rules are violated
- Compatible with design rule checker in integrated toolsets


Design Rules – consider transistors



Layer Map




Layout



Layout

Layout always represented in a top view in two dimensions



Design Rules






Design rules give minimum feature sizes and spacings

Designers generally do layouts to minimize size of circuit subject to design rule constraints (because yield, cost, and performance usually improve)

Design Rules – consider transistors




Layer Map




- Bulk connection needed
- Single bulk connection can often be used for several (many) transistors

Design Rules – consider transistors




- **Bulk connection needed**
- **Single bulk connection can often be used for several (many) transistors if they share the same well**


Design Rules (example)



Logic Circuit





Circuit Schematic (Including Device Sizing)




Stick Diagram

Design Rules (example)




Layout

Design Rules (example)




- Polygons merged in Geometric Description File (GDF)
- Separate rectangles generally more convenient to represent

Design Rules (example)




- Design rules must be satisfied throughout the design
- DRC runs incrementally during layout in most existing tools to flag most problems
- DRC can catch layout errors but not circuit design errors

Design Rules (example)




What is wrong with this layout ?
Bulk connections missing!


Design Rules (example)



- Note diffusions needed for bulk connections
- Note p-well connections increase area a significant amount
- Note p-wells are both connected to V_{DD} in this circuit




Design Rules (example)



Layout with shared p-well reduces area

Design Rules (example)



Shared p-active can be combined to reduce area

Shared n-active can be combined to reduce area

Design Rules

- Design rules can be given in absolute dimensions for every rule
- Design rules can be parameterized and given relative to a parameter
 - Makes movement from one process to another more convenient
 - Easier for designer to remember
 - Some penalty in area efficiency
 - Often termed λ -based design rules
 - Typically λ is $\frac{1}{2}$ the minimum feature size in a process

Design Rules

- See www.MOSIS.org for design rules

The MOSIS Service

50,000 designs and more than 20 years of experience

[Schedule](#) - [Prices](#) - [Contacts](#) - [About Us](#) - [Site Map](#)

About MOSIS

[What Is MOSIS](#)
[MOSIS User Group](#)
[Customer Support](#)
[Contact MOSIS](#)

Products

[I.C. Fabrication](#)
[Request for Quote](#)
[Packaging, Assembly](#)
[Design Rule Check](#)
[Educational Program](#)
[MEMS](#)
[3rd Party Services](#)

Getting Started

[Create Account](#)
[Select a Process](#)
[Design a Circuit](#)
[Send a P.O.](#)
[Submit a Design](#)

After Submission

[Get Project Status](#)
[Get Run Status](#)
[Send a Report](#)
[Additional Parts](#)

Information

[Price List](#)
[Fabrication Schedule](#)
[Design Rules](#)
[Design Flows](#)
[Electrical Parameters](#)
[Layer Maps](#)
[Processes Available](#)
[SPICE Parameters](#)

Documents


[Proprietary](#)
[Agreements and](#)
[Access Requests](#)
[Academic Institutions](#)

Other

[Web Forms](#)
[FAQs](#)

Welcome to MOSIS

MOSIS is an integrated circuit fabrication service where you can purchase prototype and small-volume production quantities of integrated circuits and related products. MOSIS lowers the cost of fabrication by combining designs from many customers onto multi-project wafers, thereby significantly decreasing the cost of each design.



Fabrication Schedule

AUG 15: AMI_ABN
 AUG 15: TSMC 0.25
 AUG 15: IBM 8RF-LM
 AUG 22: AMI I2T100
 AUG 29: TSMC 0.18
 AUG 29: AMS S35D4
 AUG 29: Ommic GaAs
 SEP 06: AMI_C5
 SEP 12: IBM 5HP/AM
 SEP 12: IBM 8RF-DM
 SEP 12: AMS C35B4
 ● [More...](#)

Search MOSIS

Most Visited Pages

01. [Design Rules](#)
02. [Price List](#)
03. [Schedule](#)
04. [Processes](#)
05. [Test Data](#)
06. [IC Orders](#)
07. [About MOSIS](#)
08. [Spice FAQ](#)
09. [Packaging](#)
10. [Design Issues](#)

[New MOSIS Users](#)

[Experienced MOSIS Users](#)

[Purchasing Agents](#)

[Design and Test](#)

[Educational Program](#)

[Export Program](#)

Fabrication Processes

[AMIS](#) - [austriamicrosystems](#) - [IBM](#) - [TSMC](#)
[All Fabricators](#)

The MOSIS Service

50,000 designs and more than 20 years of experience

[Schedule](#) - [Prices](#) - [Contacts](#) - [About Us](#) - [Site Map](#)

[Home](#) --> [Design](#) --> [Rules](#)

About MOSIS

[What Is MOSIS](#)
[MOSIS User Group](#)
[Customer Support](#)
[Contact MOSIS](#)

Products

[I.C. Fabrication](#)
[Request for Quote](#)
[Packaging, Assembly](#)
[Design Rule Check](#)
[Educational Program](#)
[MEMS](#)
[3rd Party Services](#)

Getting Started

[Create Account](#)
[Select a Process](#)
[Design a Circuit](#)
[Send a P.O.](#)
[Submit a Design](#)

After Submission

[Get Project Status](#)
[Get Run Status](#)
[Send a Report](#)
[Additional Parts](#)

Information

[Price List](#)
[Fabrication Schedule](#)
[Design Rules](#)
[Design Flows](#)
[Electrical Parameters](#)
[Layer Maps](#)
[Processes Available](#)
[SPICE Parameters](#)

Documents

[Proprietary](#)
[Agreements and](#)
[Access Requests](#)
[Academic Institutions](#)

Other

[Web Forms](#)
[FAQs](#)

Projects submitted to MOSIS for fabrication can be designed using either vendor-independent, scalable rules (MOSIS SCMOS Rules), or design rules specific to a process.

Vendor and MOSIS SCMOS Design Rules

Vendor Rules

Vendors consider their rules, process specifications, and SPICE parameters proprietary and make them available to MOSIS commercial account holders in different ways.

SCMOS Rules

MOSIS Scalable CMOS (SCMOS) is a set of logical layers together with their design rules, which provide a nearly process- and metric-independent interface to all CMOS fabrication processes available through MOSIS.

Related Links

- [Fabrication Schedule](#)
- [Customer Support](#)
- [MOSIS Products](#)

Fabrication Schedule

AUG 15: AMI ABN
 AUG 15: TSMC 0.25
 AUG 15: IBM 8RF-LM
 AUG 22: AMI I2T100
 AUG 29: TSMC 0.18
 AUG 29: AMS S35D4
 AUG 29: Ommic GaAs
 SEP 06: AMI_C5
 SEP 12: IBM 5HP/AM
 SEP 12: IBM 8RF-DM
 SEP 12: AMS C35B4

- [More...](#)

Search MOSIS

Most Visited Pages

01. [Design Rules](#)
02. [Price List](#)
03. [Schedule](#)
04. [Processes](#)
05. [Test Data](#)
06. [IC Orders](#)
07. [About MOSIS](#)
08. [Spice FAQ](#)
09. [Packaging](#)
10. [Design Issues](#)

Design Rules

- See www.MOSIS.org for design rules
- Some of these files are on class WEB site
 - SCMOS Rules Updated Sept 2005.pdf
 - Mosis Rules Pictoral.pdf