


EE 434

Lecture 31

Device Sizing of Static CMOS Circuits

Quiz: If a CMOS inverter with
 $w_n = 2\mu$, $w_p = 4\mu$, $L_n = L_p = l_\mu$ is designed
in a process with $\mu_r \tau_{ox} = 10^{-4}$, $V_{Tn} = |V_{Tp}| = 1V$,
 $\gamma = 0$ and $\lambda = 0$, what will the output voltage
be when both devices are in saturation?
Assume $V_{DD} = 5V$



Solution : When M_1 & M_2 are in saturation,
 V_o is indeterminate since

$$V_{in} = \frac{V_{Th} + (V_{DD} + V_{TP}) \sqrt{\frac{m_p}{m_n} \frac{w_2 l_1}{w_1 L_2}}}{1 + \sqrt{\frac{m_p}{m_n} \frac{w_2 l_1}{w_1 L_2}}}$$



Review from Last Time:

- Elmore delay model provides quick approximate delay prediction
- Inverter and Inverter Pair Transfer Characteristics both provide V_{TR1P} from $X_O = X_I$ line
- DC transfer characteristics of inverter can be systematically obtained

Observations

- Inverters have devices that ideally never operate in sat.

(Ideally one is in co and other in triode)



$$V_H = V_{DD}$$

$$V_L = 0$$

$$\sqrt{ } = \sqrt{\frac{\mu_p w_2 L_1}{\mu_n w_1 L_2}}$$

$$V_{TRIP} = V_{TH} + (V_{DD} + V_{TP}) \sqrt{\frac{1 + \sqrt{ }}{1 + \sqrt{ }}}$$

What is V_{TRIP} for the static CMOS Inverter?


In a typical process

$$V_{TN} \approx .2V_{DD}$$

$$|V_{TP}| \approx .2V_{DD}$$

$$\mu_p \approx 3^{-1} \mu_n$$

$$V = \sqrt{\frac{1}{3} \frac{\omega_2 L_1}{\omega_1 L_2}}$$



$$V_{TRIP} = \frac{.2V_{DD} + (V_{DD} - .2V_{DD})V}{1 + V}$$

$$= V_{DD} \left(\frac{.2 + .8V}{1 + V} \right)$$

* V_{TRIP} for minimum sized devices:

$$\text{If } w_1 = w_2 = L_1 = L_2 = L_m \Rightarrow$$

$$V_{TRIP} = V_{DD} \left(\frac{.2 + .8 \sqrt{\frac{1}{3}}}{1 + \sqrt{\frac{1}{3}}} \right) = .42 V_{DD}$$

* V_{TRIP} for $w_2/w_1 = \frac{M_n}{M_p}$

$$\text{If } w_1 = \cancel{w_2} = L_1 = L_2 = L_m \Rightarrow$$

 $w_2 = 3w_1$

$$\sqrt{\frac{1}{3} \frac{w_2 L_1}{L_2 w_1}} = 1$$

$$V_{TRIP} = V_{DD} \left(\frac{.2 + .8}{1 + 1} \right) = \frac{V_{DD}}{2}$$

- Device sizing substantially affects V_{TRIP}

Device Sizing Strategies

1) Minimum Sized Devices

$$V_H = V_{DD}, \quad V_L = 0 \quad \text{☺}$$

$$V_{TRIP} \approx -4V_{DD} \quad \text{:(}$$

2) $V_{TRIP} = \frac{V_{DD}}{2}$ From previous example, observe that

$$\frac{M_p}{M_n} \frac{W_2 L_1}{L_2 W_1} = 1$$


Thus

$$\boxed{\begin{aligned} L_1 &= L_2 = L_{min} \\ W_1 &= W_{min} \\ W_2 &= 3W_{min} \end{aligned}}$$

3) Equal $t_{HL} + t_{LH}$

- slow in the timing
- pull up time is slow when minimum sized devices are used

For equal t_{Rise} and t_{Fall}



$$\cancel{R_{SD}} = R_{PU}$$

$$\therefore \frac{\frac{L_1}{\mu_n C_0 + w_1 (V_{DD} - V_{Tn})}}{=} \frac{\frac{L_2}{\mu_p C_0 + w_2 (V_{DD} + V_{TP})}}$$

$$t_{HL} = C_{REF} R_{SD}$$

$$\frac{L_1}{w_1} \frac{w_2}{L_2} = \frac{\mu_n}{\mu_p} \left(\frac{V_{DD} - V_{Tn}}{V_{DD} + V_{TP}} \right)$$

$$t_{LH} = C_{REF} R_{PU}$$

$$w_2 = w_1 \left(\frac{\mu_n}{\mu_p} \right) \left(\frac{V_{DD} - V_{Tn}}{V_{DD} + V_{TP}} \right)$$


$$\text{If } V_{Tn} = .2V_{DD}, V_{TP} = -.2V_{DD}$$

$$w_2 = \left(\frac{\mu_n}{\mu_p} \right) w_1$$

Note: with these threshold choices, ~~$V_{TRIP}/2$~~ sizing criterion is identical to equal rise/fall criteria. ☺

How does the total delay for the minimum sized Inverter compare to that of the equal rise/fall time inverter?

Case 1. minimum sized



Define C^* to be the input capacitance to this inverter. \therefore


$$C^* = 2 C_{ox} W_{min} L_{min}$$

$$R_{PD}^* = \frac{L_{min}}{\mu C_{ox} W_{min} (V_{DD} - V_{TN})}$$

$$R_{PU}^* = 3 R_{PD}^*$$

$$\begin{aligned} \therefore t_{HL} + t_{LH} &= R_{PD}^* C^* + R_{PU}^* C^* \\ &= R_{PD}^* C^* + 3 R_{PD}^* C^* \\ &= 4 R_{PD}^* C^* \end{aligned}$$

Case 2. Equal Rise & Fall time.



$$w = 3w_{min}$$

$$L_{min}$$

$$w_{min}$$

$$L_{min}$$

$$\begin{aligned}C_{REF} &= C_{ox} w_{min} L_{min} + \\&C_{ox} 3 w_{min} L_{min} \\&= 4 C_{ox} w_{min} L_{min}\end{aligned}$$

$$t_{HL} = R_{DD} C_{REF}$$

$$t_{HL} + t_{LH} = 2 R_{DD} C_{REF}$$

$$= 2 R_{DD} 4 C_{ox} w_{min} L_{min}$$

$$= 4 R_{DD}^* C_{REF}^*$$

∴ Speed is Identical !

There is no speed improvement with the equal rise/fall time sizing but the total switched capacitance has doubled and the area is modestly larger.