

EE 434

Lecture 32

Multiple Input Logic Gates


Review from last time

- for equal rise & fall times,

$$\frac{w_p}{w_n} = \frac{\mu_n}{\mu_p}$$

- no improvements nor degradations in speed compared to minimum device sizing strategy
- - higher C_{in} (by 2x)
 - higher dynamic power dissipation
 - more area
 - more design complexity
- Equal rise/fall structures widely used.

Multiple Input Gates



3 - input NOR

$$C_{in} = C_{REF} \\ = 2 C_{ox} L_{min}$$


$$t_{HL} = C_{REF} R_{PD} \xrightarrow{\text{Worst case}}$$

$$t_{LH} = C_{REF} (3 R_{PD})$$

$$= 9 C_{REF} R_{PD} \\ \text{for } \frac{m_2}{m_1} = 3$$

Note: t_{LH} is
 really slow with
 min size strategy
 if # inputs is large.

Example (all minimum size)



2-input NAND


$$t_{NL} = C_{REF}(2R_{PE})$$

$$t_{LH} = C_{REF}(3R_{PE})$$

worst
case

Multiple Input NAND Gates

P_Q:




$$R_{PQ} = n R_{PQ1} = R_{pdn}$$

$$\therefore R_{PQ1} = \frac{R_{pdn}}{n}$$

$$\therefore L_1 = L_{min}$$

$$w_1 = n w_{min}$$

$$FI = 3C_{ox}w_1h_{min} + n C_{ox}w_{min}h_{min}$$



$$R_{PN} = R_{PN1}$$

$$\therefore L_2 = L_{min}$$

$$w_p = w_{min} \cdot 3$$


$$FI = (3+n)C_{ox}w_{min}h_{min}$$

$$FI = \frac{3+n}{4} C_{REF}$$

Sizing for equal rise & fall times (equal to that of
neg. inverter)

multiple-input NOR

PD:




$$w = w_{min}$$

$$L = L_{min}$$

\rightarrow D_o
 \rightarrow D_i
equal
rise & fall
 $C_{in} = C_{REF} = \frac{C_{ox}}{4}$

$$C_{REF} = 4/C_{ox} w_{min} L_{min}$$

PU:



$$R_{pu_{eq}} = n (3 R_{pd}) \text{ if minimum sized}$$

$$\nexists R_{pu} = R_{pd}$$

$$R_{pu} = \frac{R_{pd}}{n}$$

$$L = L_{min}$$

$$w = 3n w_{min}$$

$$FI = (3n w_{min} L_{min} + w_{min} L_{min}) C_{ox}$$

$$FI = (3n+1) w_{min} L_{min} C_{ox}$$

\rightarrow Fan In increases

- Area gets large
- Layout dependent upon n
size


$FI = \frac{3n+1}{4} C_{REF}$

$$\text{NAND: } F_I = \left(\frac{3+n}{4} \right) C_{REF}$$

$$\text{NOR: } F_I = \left(\frac{3n+1}{4} \right) C_{REF}$$

Observe: Capacitative loading presented by NOR gates much larger than that due to NAND gates if n is large


Ovendine (strength relative to a Fred Inverter)




$$W_n = K W_{min}$$

$$L_n = L_p = L_{min}$$


$$W_p = K (3 W_{min})$$



widths of all devices
are scaled by a factor
of K relative to that
of the nonscaled device.




$$t_{HL} = t_{REF} \left(\frac{C_{LOAD}}{C_{REF}} \right)$$



$$t_{HL} = \frac{t_{REF}}{K} \left(\frac{C_{LOAD}}{C_{REF}} \right)$$

Example!



$$t'_{HL} = t_{HL_1} + t_{LH_2} + t_{NL_3}$$

$$t_{HL_1} = t_{REF} \left(\frac{C_L}{C_{REF}} \right) = t_{REF} (2) \left(\frac{3+2}{4} \right) = \frac{5}{2} t_{REF}$$


$$t_{LH_2} = \frac{t_{REF}}{2} \frac{C_{L2}}{C_{REF}} = t_{REF} \left(\frac{1}{2} \right)$$

$$t_{NL_3} = t_{REF} \left(\frac{C_L}{C_{REF}} \right)$$

$$\therefore t'_{HL} = \left(\frac{5}{2} + \frac{1}{2} + \frac{C_L}{C_{REF}} \right) t_{REF}$$

Calculating Delay in Combinational Logic

Circuits - A Summary



- 1) Partition a delay path of interest into a chain of individual gates, (assume number is M).
- 2) Determine FI_k , OD_k

$$t = \sum_{k=1}^M t_{dk}$$

where t is the overall propagation delay ($t_{HL} + t_{LH}$) and t_{dk} is the propagation delay of stage k

$$t_{\alpha k} = \frac{t_{REF}}{OD_k} FI_{k+1}$$

where $FI_k = \frac{C_{ink}}{C_{REF}}$ ~~and~~ $2 \leq k \leq M$

$$FI_{M+1} = \frac{C_L}{C_{REF}}$$

$$\therefore t = \left(\sum_{k=1}^M \frac{FI_{k+1}}{OD_k} \right) t_{REF}$$