


EE 434

Lecture 44


Sequential Logic Circuits

Memory Structures

REVIEW FROM LAST TIME



Master Slave Flip Flop



Master-Slave Clocked S-R flip flop
triggered on negative edge ϕ


40 transistors
6 levels of logic


Transistor count is High!
Levels of Logic is High!

or to ensure ϕ goes low before d high



- output is not immediate on either ϕ or d
- avoid "shoot-through" when ϕ goes from $L \rightarrow H$ by





2 levels of Logic
10 transistors



clocked S-R Flip Flop with Pass Transistor Logic

for MS flip flop

4 levels of logic
20 transistors

- Uses Pass Transistor Logic for input control
- Substantial reduction in device count for edge-triggered MS S-R flip flop
- Still several levels of logic and quite a few transistors.


D flip flop (clocked, edge-triggered M/S)




12 ~~transistors~~ transistors
6 levels of logic

Note: - multiple logic styles
- significant reduction in device count!

Dynamic Shift Register



- 6 transistor SR




- "Dynamic"


- Complimentary nonoverlap clock

Question! How are SR & TR generated,
from student

Modification of SR for Static Hold



Shift Registers



Bidirectional Dynamic SR


- If $TL \leftarrow TR$ were both high
 $SL \leftarrow SR$ were both low
- Then the data in the SR can be held as long as power is available.
- Can be used as a stack

Basic "Slice"
of SR

Slight modifications of this SR provides


- a) Bidirectional shifting
- b) Serial to Parallel conversion
- c) Parallel to Serial conversion
- d) Static Hold

Modified Shift Register




- Parallel to Serial Conversion and Serial to Parallel Conversion controlled with X
- Low Device Count
- can be put in static hold state

Typical Memory Structure



- Memory Array often Square irrespective of the number of output bits desired
- Same basic concept used for various memory types
- Pseudo NMOS often used for row and column decoders
- Sense amp improves speed for saturating MEM cells and is essential for non-saturating MEM cells
- Pre-charge of columns often used to improve speed and ~~it~~ reduce problems of over-writing data stored in MEM cells



6 - transistors



To write, put data on C_k & \bar{C}_k and take Row L high

If data to be written differs from what is in memory, contention will exist on C_k & \bar{C}_k . Must size OP of C_k & \bar{C}_k to have them dominate