EE 434
Assignment 7
Fall 2005

Problem 1 Give all of the two-input Boolean functions and identify which of those are useful.

Problem 2 The circuits shown have been proposed as digtal inverters. Determine which will behave as digital inverters and which will not. If the circuit performs as a digital inverter, determine $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$. Assume the devices are all in the process with $\mu \mathrm{C}_{\mathrm{ox}}=100 \mathrm{uA} / \mathrm{V}^{2}, \mathrm{~V}_{\mathrm{T}}=1 \mathrm{~V}, \gamma=0$ and $\lambda=0$.


## Problem 3 Extra Credit Only

What is the maximum value of $\mathrm{W}_{1}$ in the circuit (a) of the previous problem that can be used if this circuit is to perform as a digital inverter?

Problem 4 A Boolean System is supposed to have an output F that is high when the Boolean inputs A and B are high or when the inputs Cand D are high and E is low or when the input $A$ is low and the input $E$ is high.
a) Give a behavioral description of this system in terms of the input variables A,B,C,D,E and F.
b) Write Verilog code describing this system at the behavioral level
c) Give a gate-level structural descripton of this system if the only gates that are available are NOR gates with any number of inputs.
d) Write Verilog code describing this system at the gate level
e) Give a transistor-level physical description of this system. You may use any logic style you are familiar with. You need not size the devices.

Problem 5 Determine the trip-point, $\mathrm{V}_{\mathrm{H}}$, and $\mathrm{V}_{\mathrm{L}}$ of the inverter under the following scenarios and comment on how device dimensions affect these key points.
a) $\quad W_{1}=0.6 \mathrm{u}, \mathrm{W}_{2}=1.8 \mathrm{u} . \mathrm{L}_{1}=0.6 \mathrm{u}, \mathrm{L}_{2}=0.6 \mathrm{u}$
b) $\quad W_{1}=3 u, W_{2}=9 \mathrm{u} . \mathrm{L}_{1}=3 \mathrm{u}, \mathrm{L}_{2}=3 \mathrm{u}$
c) $\quad W_{1}=0.6 \mathrm{u}, \mathrm{W}_{2}=0.6 \mathrm{u} . \mathrm{L}_{1}=0.6 \mathrm{u}, \mathrm{L}_{2}=0.6 \mathrm{u}$
d) $\quad W_{1}=0.6 u, W_{2}=0.6 u . L_{1}=0.6 u, L_{2}=6 u$

Assume $\mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}}=100 \mathrm{uA} / \mathrm{V}^{2}, \mathrm{~V}_{\mathrm{Tn}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{Tp}}=-1 \mathrm{~V}, \mu_{\mathrm{n}} / \mu_{\mathrm{p}}=3, \quad \gamma=0$ and $\lambda=0$.


Problem 6 A switch-level model of an inverter is shown where the resistors $\mathrm{R}_{\mathrm{PU}}$ and $\mathrm{R}_{\text {PD }}$ are the "Pull-up" and "Pull-down" resistors, $\mathrm{C}_{\text {IN }}$ is the input capacitance to the inverter, and where the notation $\overparen{\mathrm{X}^{[m]}}$ indicates a quantized value of the quantity X , quantized to the m-bit level. Thus $\overparen{\mathrm{V}_{\mathbb{I N}}^{[1]}}$ is a 1-bit (i.e. two-level) quantization of $\mathrm{V}_{\text {IN }}$ and is thus a Boolean variable. Assume the quantization level if $\mathrm{V}_{\text {TRIP }}$.
a) Find the switch-level model of the inverters described in Problem 5 if $\mathrm{C}_{\mathrm{OX}}=2 \mathrm{fF} / \mu^{2}$
b) Determine $\mathrm{t}_{\mathrm{HL}}$ and $\mathrm{t}_{\mathrm{LH}}$ for the inverters in Problem 5 the inverter drives an identical structure
c) Comment on how the device sizing affects the propagation delay of an inverter.


## Problem 7 Extra Credit Only

A 5-transistor memory cell is loaded with $\mathrm{X}_{\mathrm{D}}$ when $\varphi$ is high and holds the value of $X_{D}$ when $\varphi$ is low. Assume $M_{1}, M_{2}, M_{3}$ and $M_{4}$ all have $\mathrm{W}=1 \mu$ and $L=2 \mu$ and the length of $\mathrm{M}_{5}$ is $1 \mu$. If a high Boolean signal is 5 V and a low Boolean signal is 0 V , determine the minimum value of $W_{5}$ needed to guarantee that the value of $X_{D}$ can be written into the memory cell.


## Problem 8

A static CMOS inverter with $\mathrm{Wn}=\mathrm{Wp}=2 \mathrm{u}$ and $\mathrm{Ln}=\mathrm{Lp}=1 \mathrm{u}$ designed in a 0.5 u CMOS process is driving a 1 pF load. Determine $\mathrm{t}_{\mathrm{HL}}$ and $\mathrm{t}_{\mathrm{LH}}$ for the output of this inverter.

## Problem 9

A poly interconnect that is 2 u wide and 50 u long is used to connect a low impedance signal to a 500 fF load. Assume the capacitance density of this poly layer is $.5 \mathrm{fF} / \mathrm{u}^{2}$ and the sheet resistance of the poly is $20 \mathrm{ohms} /$ square.
a) If this interconnect is modeled by the series connection of 4 T -connected segments shown, determine the value of the resistors $\mathrm{R}_{\mathrm{T}}$ and the capacitor $\mathrm{C}_{\mathrm{T}}$ in each of these segments.

b) Determine the Elmore delay associated with this interconnect model
c) Compare the Elmore delay with that obtained with a Spice simulation

Problem 10 Problem 4.1 of Text (Assume $\mu_{\mathrm{n}} / \mu_{\mathrm{p}}=3$ and that the reference inverter has $\mathrm{Wp}=3 \mathrm{Wn}$ and $\mathrm{Lp}=\mathrm{Ln}$ ).

Problem 11 Problem 4.8 of Text
Problem 12 Problem 4.9 of Text

