

# EE 434

## Lecture 27

### High Frequency Device Models

- Voltage Effects on MOS Devices
- BJT Models

## Review from Last Time


# Types of Capacitors

1. Fixed Capacitors
  - a. Fixed Geometry
  - b. Junction
2. Operating Region Dependent
  - a. Fixed Geometry
  - b. Junction

Review from Last Time

# Parasitic Capacitors in MOSFET

## Operation Region Dependent -- Cutoff



Overlap Capacitors:  $C_{GDO}$ ,  $C_{GSO}$


Junction Capacitors:  $C_{BS1}$ ,  $C_{BD1}$

**Cutoff Capacitor:**  $C_{GBCO}$

Review from Last Time

# Parasitic Capacitors in MOSFET

## Operation Region Dependent -- Ohmic



Overlap Capacitors:  $C_{GDO}$ ,  $C_{GSO}$


Junction Capacitors:  $C_{BS1}$ ,  $C_{BD1}$

**Ohmic Capacitor:**  $C_{GCH}$ ,  $C_{BCH}$

## Review from Last Time

Parasitic Capacitors in MOSFET

Operation Region Dependent -- Saturation




Overlap Capacitors:  $C_{GDO}, C_{GSO}$

Junction Capacitors:  $C_{BS1}, C_{BD1}$

**Saturation Capacitors:  $C_{GCH}, C_{BCH}$**

Review from Last Time

# Parasitic Capacitance Summary



- $\left\{ \frac{w}{L} \right\}$
- $\left\{ w, L \right\}$

2 D.O.F. for high f circuits


	Cutoff	Ohmic	Saturation
$C_{GS}$	$C_{ox}WL_D$	$C_{ox}WL_D + 0.5C_{ox}WL$	$C_{ox}WL_D + (2/3)C_{ox}WL$
$C_{GD}$	$C_{ox}WL_D$	$C_{ox}WL_D + 0.5C_{ox}WL$	$C_{ox}WL_D$
$C_{BG}$	$C_{ox}WL$ (or less)	0	0
$C_{BS}$	$C_{BOT}A_S + C_{SW}P_S$	$C_{BOT}A_S + C_{SW}P_S + 0.5WLC_{BOTCH}$	$C_{BOT}A_S + C_{SW}P_S + (2/3)WLC_{BOTCH}$
$C_{BD}$	$C_{BOT}A_D + C_{SW}P_D$	$C_{BOT}A_D + C_{SW}P_D + 0.5WLC_{BOTCH}$	$C_{BOT}A_D + C_{SW}P_D$

- Why do high freq model errors in the parasitic capacitances not cause major concerns for trusting simulators?
  - These errors are of some concern
  - Most good designs will not have key performance char. that are strongly dependent upon exact models or parasitic capacitors

# Voltage Dependence of Parasitic Capacitances

1) Voltage across p-n junctions

2) Voltage across G - Channel in  
cutoff



$$+ \frac{C_{IS P}}{\left(1 - \frac{V_{FB}}{\phi_B}\right)^n}$$

$$C_i = \frac{C_{i0} A}{\left(1 - \frac{V_{FB}}{\phi_B}\right)^n}$$


$$V_{FB} < \frac{\phi_B}{2}$$

$$\phi_B \approx .6V$$

• What happens if function is forward biased?

$$C_i = \frac{C_{io} A}{\left(1 - \frac{V_{FB}}{\phi_B}\right)^n}$$

$$V_{FB} < \frac{\phi_B}{2}$$



Assume  $C_i$  is linear with  $V_{FB}$  for  $V_{FB} > \phi_B$   
 and continuous at  $V_{FB} = \phi_B$   
 and differentiable

To model  $c_i$  for  $V_{FB} > \frac{\phi_B}{\mu}$

$$\text{W/O } V_{FB} \left| \begin{array}{l} \frac{\partial c_i}{\partial V_{FB}} \\ = m \end{array} \right.$$

$$V_{FB} = \frac{\phi_B}{\mu}$$


for  $V_{FB} > \frac{\phi_B}{\mu}$

$$c_i = m V_{FB} + h$$


$$c_i \frac{\phi_B}{\mu} = m \frac{\phi_B}{\mu} + h \Rightarrow h = c_i \frac{\phi_B}{\mu} - m \frac{\phi_B}{\mu}$$

# High F Bipolar Model

Vertical (npn)



Lateral p-n-p



For vertical transistor

$$\{ C_{BE}, C_{BC}, C_{CS} \}$$

$$C_i = \begin{cases} \frac{C_{i0}A}{(1 - \frac{V_{FB}}{\phi_B})^n} \\ 2^n C_{i0} A \left[ \frac{2^n V_{FB}}{\phi_B} + (1-n) \right] \end{cases}$$

$$V_{FB} < \frac{\phi_B}{n}$$

$$V_{FB} > \frac{\phi_B}{2}$$

Vertical

$$C_{BE}$$

$$C_{BE}' + C_{AC}$$

Lateral

$$C_{BE}' + C_{AC}$$

$$C_{BC}$$

$$C_{BC}$$

$$C_{BC}$$

$$C_{BS}$$

$$\textcircled{O}$$

$$C_{BS}$$

$$C_{CS}$$

$$C_{CS}$$

$$\textcircled{O}$$

$$C_{ES}$$

$$\textcircled{O}$$

$$\textcircled{O}$$

$C_{BE}' \sim$  Forward Biased p-n eqn.

For BJT, carrier charge accumulation in base region adds to  $C_{BE}$

$$C_{AC} = \frac{t_F T_C q}{kT/q}$$
  $\pm F = \frac{\text{Forward Trans.}}{\text{Trans.}} \quad C_{AC} = t_F g_m$

→ Models of BJT for computer simulations

# Models for Computer Simulation

