

EE 434

Lecture 39

- timing of logic circuits
- Power dissipation

Reminder: Exam Friday

Review from last time

• Elmore Delay

- way to approximate delay through higher-order RC networks (ladder-type networks)

• Logical Effort

• Ring Oscillators




n is odd

n is usually prime

- widely used for square-wave generation when accuracy of clock is not critical
- crystal used when accuracy is required
- VCO (change f with an electrical variable!)

Pad drivers (drivers)

Recall:



- $\theta_{opt} = e$


typ $\theta = 2, 2.5, 3$

- often to go off chip, need 7 or 8 stages.


Assume $n = 8, \theta = 3$

$$W_{ns} = 3^8 W_{min} = (6561) W_{min}$$

$$W_{np} = 3(3^8) W_{min} \approx 19000 W_{min}$$







$$\underline{\underline{6500 + 19000}}$$




- The large area is almost always justified as it ^{speed} problem can be overcome with this type of driver
- Clock layout techniques often used to lay out these drivers
- p-cells specifically available for generating k-stage driver
- Drivers are generally available as part of a pad frame
- Usually do not need to create the pad driver yourself

How much faster are equal rise/fall circuits than minimum sided circuits?



Consider 2-input NOR gate



$$R_{PD} = R_{PDR}$$

$$R_{PN} = 6 R_{PDR}$$


$$C_L = 2 C_{ox} W_{in} L_1 = \frac{C_{REF}}{2}$$

$$t_{PROP} = t_{HL} + t_{LH} = \frac{C_{REF}}{2} (6 R_{PDR} + R_{PDR}) = \frac{7}{2} C_{REF} R_{PDR}$$

for equal rise/fall times $\therefore t_{PROP} = 2 R_{PDR} (7 C_{ox} W_{in} L_1) = 14 R_{PDR} C_{ox} W_{in} L_1 = 14 R_{PD} \frac{C_{REF}}{4} = \frac{7}{2} R_{PD} C_{REF}$

Consider n -input NOR gate

1) Equal Rise & Fall Times



$$C_{in} = \frac{3n+1}{4} C_{REF}$$

$$t_{PROP} = 2 R_{PAR} \left(\frac{3n+1}{4} C_{REF} \right) = \frac{3n+1}{2} R_{PAR} C_{REF} = \frac{3n+1}{4} C_{REF} \frac{C_{REF}}{2}$$

2) Minimum Rise & Fall time

$$C_{in} = \frac{C_{REF}}{2}$$

$$R_{PD} = R_{PAR}$$

$$R_{PN} = 3n R_{PAR}$$

$$t_{PROP} = \frac{C_{REF}}{v} (R_{PAR} + 3n R_{PAR}) = \frac{3n+1}{2} R_{PAR} C_{REF}$$

define γ to be ratio of C_{in}

$$\gamma = \frac{C_{in} - \text{equal rise/fall}}{C_{in} \text{ min sized}}$$

$$\gamma = \frac{3n+1}{2}$$

consider n -input NAND gate


$$t_{PROP} = \left(\frac{3+n}{2} \right) t_{REF}$$

for both equal rise/fall time
and minimum sized structure

$$\gamma_{NAND} = \frac{C_{in, Equal Rise/Fall}}{C_{in} (Min Size)} = \frac{(3+n) \frac{C_{REF}}{4}}{\frac{C_{REF}}{2}} = \frac{3+n}{2}$$



$$\frac{3n+1}{2}$$



$$\frac{3+n}{2}$$

for n large, $\gamma_{NAND} \ll \gamma_{NOR}$

Power Dissipation

4 types

1) Static

2) Dynamic

3) "pipe"


4) Leakage

$$P_{\text{TOTAL}} = P_{\text{STATIC}} + P_{\text{DYNAMIC}} + P_{\text{PIPE}} + P_{\text{LEAKAGE}}$$

often $P_{\text{PIPE}} \ll P_{\text{TOT}}$ and can be neglected

$P_{\text{LEAKAGE}} \begin{cases} \ll P_{\text{TOTAL}} & \text{for } .25 \mu\text{m and larger} \\ \ll P_{\text{TOT}} & \text{for } 60 \text{ nm and smaller} \end{cases}$

Static



when x_o is low, I_{sL} flows from V_{DD}

x_o is high, I_{sH} flows from V_{DD}

$$P_{\text{STATIC}} = \underbrace{P_{\text{STATIC H}} + P_{\text{STATIC L}}}_{\approx}$$

$$P_{\text{STATIC}} = \underbrace{V_{DD} (I_{sH} + I_{sL})}_{\approx}$$

want to make $I_{sH} + I_{sL}$ as small as possible

• For static CMOS logic, $P_{\text{STATIC}} \approx 0$

• For NMOS logic, P_{STATIC} was high \downarrow this was the major reason NMOS logic has been replaced with CMOS


Dynamic Power Dissipation

• Power dissipated due to charging & discharging capacitors during logic transitions

- Capacitors do not dissipate any power 😊

- Circuits that charge & discharge capacitors can dissipate considerable energy 😞


Consider



• while charging, current flows through R_{pn} & power is dissipated

• some energy will be stored

• while discharging C_L , current flows through R_{pd} & power is dissipated



$$E = \int_0^{\infty} V_{DD} I(t) dt$$

$$I = C \frac{dV_0}{dt}$$

$$\therefore E = V_{DD} \int_0^{\infty} C \frac{dV_0}{dt} dt$$

$$= C V_{DD} \int_0^{\infty} dV_0$$

$$= C V_{DD} \int_{V_0=0}^{V_{DD}} 1 dV_0$$

$$E = C V_{DD}^2$$

$$E_{CRP} = \frac{1}{2} C V_{DD}^2 = \frac{E}{2}$$

$\therefore \frac{E}{2}$ is dissipated in R

$\frac{E}{2}$ is temp. stored on C but dissipated during ΔH

$$\therefore E_{TOTAL} = C V_{DD}^2$$

$$P_{\text{dynamic clock}} = \frac{E}{T} = f_{\text{clk}} C V_{\text{DD}}^2$$

$$P_{\text{dynamic clock}} = f_{\text{clk}} C V_{\text{DD}}^2$$


For much logic, $P_{\text{dynamic}} = \frac{1}{2} P_{\text{dynamic clock}} = \frac{1}{2} f_{\text{clk}} C V_{\text{DD}}^2$

If duty cycle is Θ

$$P_{\text{dynamic}} = \Theta f_{\text{clk}} C V_{\text{DD}}^2$$

major source of power dissipation in circuits with feature sizes above $\approx 1.5 \mu\text{m}$

P_{PIPE}



- During transitions, m_1 & m_2 may both be partially conducting, current that "shoots through" m_1 & m_2 is termed pipe current

$$P_{PIPE} = \int V_{PE} I_{PIPE} d\ell$$

- usually I_{PIPE} exists only for a very short time, P_{PIPE} often small
- Fast clock transitions cause small P_{PIPE}