

EE 434

Lecture 40

- Power Dissipation
- Other logic design styles

Review:

4 types of power dissipation-

1) Static

2) Dynamic

3) Pipe

4) Leakage

Dynamic !

$$P = \Theta f_{CL} C_L V_{DD}^2$$

Example:

How much power required by last inverter driving
a 32-bit bus off chip if $\Theta = .5$
Assume $V_{DD} = 5V$, $f_{CL} = 10G$, $C_L = 5pf$

$$P = \left(\frac{1}{2}\right) 10^{10} (5E-12) (5V)^2 \underset{P}{32} = 20W$$

If $V_{DD} = 1V$

$$P = 800mW$$


Power required to drive off-chip loads fast is very high!

— maybe can use lower-level signaling
— adiabatic methods?

— avoid going off chip


Leakage Power

- diffusion leakage (reverse-biased pn junction)




$$I_G = 0$$

- Channel Leakage. subthreshold current in I_D str $V_{GS} \ll V_T$



$$I_D = \begin{cases} 0 & V_{GS} < V_T \\ \dots & V_{GS} > V_T \end{cases}$$

- Gate Leakage V_{GS}




$$I_D = k e^{\frac{V_{GS} - V_T}{\phi}}$$

If $V_{GS} < V_T + 100mV$
operate in weak inversion/subthreshold


Other Types of Logic

- Complex Logic Gates
- Pass Transistor Logic
- Pseudo NMOS
- Dynamic Logic

Observation:



Ex: $Y = A \oplus B$
 $= A\bar{B} + \bar{A}B$





5 levels of logic
 22 transistors

Only one of the {Pn, P0}

ever conduct at same time!

(provides zero static power dissipation)





Ex: $F = A \oplus B = A \bar{B} + \bar{A} B$

$$\bar{F} = \overline{A \bar{B} + \bar{A} B}$$




$$= \overline{A \bar{B}} \cdot \overline{\bar{A} B}$$

$$= (\bar{A} + B) \cdot (A + \bar{B})$$


$$= \bar{A} A + \bar{A} \bar{B} + B A + B \bar{B}$$

$$= \bar{A} \bar{B} + B A$$

$$A \oplus B = \bar{A} B + A \bar{B}$$



Transistors 12
2 levels of logic



- sizing



- delay

(Elmore delay model)
useful for prediction

— were proved in static
CMOS gates as well,
just not discussed

Pass Transistor Logic

$$F = A\bar{B} + \bar{A}B$$



2 transistors:

1 resistor

2 transistors


1 resistor



• static power diss is not 0

• signal levels degrade

(e.g. in first ckt, $V_{out} < V_{DD} - V_T$)



- signal degradation can occur
- can restore with static CMOS before too much degradation