

EE 434  
Exam 2  
Fall 2004

Name \_\_\_\_\_

Instructions: Answer the following questions and solve the following problems. In problems relating to timing or delay calculations, assume you are working in a process characterized by  $C_{REF}=4C_{OX}W_{min}L_{min}=2fF$  and that a minimum-sized equal rise/fall reference inverter has a  $t_{REF}=t_{HL}+t_{LH}$  of 20psec. If other parameters are needed, refer to the process description appended to this exam. The relative weighting of all questions and problems are indicated.

### Questions

1. (2 pts) What is the purpose of the “keeper” transistor in a dynamic logic gate?
2. (2pts) What are the two major benefits of Static CMOS logic over NMOS logic?
3. (2pts) Pass transistor logic (PTL) can be very compact. What are the two major limitations of PTL?
4. (2pts) What are the two major benefits the dynamic logic gate compared to Static CMOS?
5. (2pts) There are three hierarchical levels identified in the design process. What are they?
6. (2pts) When using synthesis tools for synthesizing logic, what level in the hierarchy will the designer usually work in?
7. (2pts) How does the total propagation delay of an inverter driving an identical inverter compare if the two inverters are both minimum sized compared to the case where they are both minimum-sized equal rise/fall time devices?
8. (3pts) A 3-input NOR gate in Static CMOS is minimum sized. What is the overdrive (OD) for the pull-up network and for the pull-down network?

9. (3pts) How much power is required in the output stage of a pad drier to drive a 1pF load with a 200MHz square-wave clock if the supply voltage is 5V?

Problem 1 (20 pts) Implement the function  $F = A\bar{B} + B\bar{C}$ , at the transistor level, in


- a) Static CMOS
- b) Pass Transistor Logic
- c) Complex Logic Gates
- d) Domino Logic

You need not give transistor sizes.




Problem 3 (20 pts)

- a) Determine the propagation delay from F to H for the following circuit. The devices are all sized for equal worst case rise and fall times and the overdrive factors, if different from 1, are as indicated.
- b) Repeat part a) if all devices are minimum sized.



Problem 4 (20 pts) The following complex logic gate has one or more errors in the Pull Up Network but the Pull Down Network is correct.

- What is the Boolean Function this network is trying to implement to the F output?
- Identify the error or errors in the Pull Up Network and correct them so that it implements the correct function.



MOSIS file ami -c5-t47f-params  
MOSIS file ami -c5/t47f-params.txt  
MOSIS PARAMETRIC TEST RESULTS

RUN: T47F  
TECHNOLOGY: SCN05

VENDOR: AMIS  
FEATURE SIZE: 0.5 microns

INTRODUCTION: This report contains the lot average results obtained by MOSIS from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar measurements on a selected wafer are also attached.

COMMENTS: American Microsystems, Inc. C5

TRANSISTOR PARAMETERS	W/L	N-CHANNEL	P-CHANNEL	UNITS
MINIMUM Vth	3.0/0.6	0.79	-0.94	volts
SHORT Idss	20.0/0.6	456	-237	uA/um
Vth		0.68	-0.92	volts
Vpt		10.0	-10.0	volts
WIDE Ids0	20.0/0.6	< 2.5	< 2.5	pA/um
LARGE Vth	50/50	0.70	-0.96	volts
Vj bkd		11.4	-11.7	volts
Ij lk		<50.0	<50.0	pA
Gamma		0.47	0.59	V^0.5
K' (Uo*Cox/2)		56.8	-18.9	uA/V^2
Low-field Mobility		460.58	153.26	cm^2/V*s

COMMENTS: Poly bias varies with design technology. To account for mask bias use the appropriate value for the parameter XL in your SPICE model card.

Design Technology	XL (um)	XW (um)
SCMOS_SUBM (lambd=0.30)	0.10	0.00
SCMOS (lambd=0.35)	0.00	0.20

FOX TRANSISTORS	GATE Poly	N+ACTIVE >15.0	P+ACTIVE <-15.0	UNITS
Vth				volts

PROCESS PARAMETERS	N+	P+	POLY	PLY2_HR	POLY2	M1	M2	UNITS
Sheet Resistance	83.6	104.8	22.1	1106	41.3	0.09	0.09	ohms/sq
Contact Resistance	62.2	155.8	15.8		27.1		0.93	ohms
Gate Oxide Thickness	140							angstrom

PROCESS PARAMETERS	M3	N\PLY	N_W	UNITS
Sheet Resistance	0.05	827	820	ohms/sq
Contact Resistance	0.90			ohms

♀  
COMMENTS: N\POLY is N-well under polysilicon.

MOSIS file ami-c5-t47f-params

CAPACITANCE PARAMETERS	N+	P+	POLY	POLY2	M1	M2	M3	N_W	UNITS
Area (substrate)	427	733	88		33	16	10	40	aF/um^2
Area (N+active)			2459		37	16	12		aF/um^2
Area (P+active)			2378						aF/um^2
Area (poly)				851	63	16	9		aF/um^2
Area (poly2)					56				aF/um^2
Area (metal 1)						30	13		aF/um^2
Area (metal 2)							32		aF/um^2
Fringe (substrate)	318	248			78	58	39		aF/um
Fringe (poly)					54	38	28		aF/um
Fringe (metal 1)						54	32		aF/um
Fringe (metal 2)							46		aF/um
Overlap (N+active)			201						aF/um
Overlap (P+active)			261						aF/um

CIRCUIT PARAMETERS

Inverters	K		UNITS
Vi nv	1.0	2.01	vol ts
Vi nv	1.5	2.27	vol ts
Vol (100 uA)	2.0	0.13	vol ts
Voh (100 uA)	2.0	4.86	vol ts
Vi nv	2.0	2.45	vol ts
Gain	2.0	-20.91	
Ring Oscillator Freq.			
DIV256 (31-stg, 5.0V)		87.72	MHz
D256_WIDE (31-stg, 5.0V)		142.53	MHz
Ring Oscillator Power			
DIV256 (31-stg, 5.0V)		0.47	uW/MHz/gate
D256_WIDE (31-stg, 5.0V)		0.98	uW/MHz/gate

COMMENTS: SUBMICRON

♀ T47F SPICE BSIM3 VERSION 3.1 PARAMETERS

SPICE 3f5 Level 8, Star-HSPICE Level 49, UTMOST Level 8

\* DATE: Sep 7/04

\* LOT: T47F WAF: 7103

\* Temperature\_parameters=Default

```
.MODEL CMOSN NMOS (
+VERSION = 3.1          TNOM = 27          LEVEL = 49
+XJ = 1.5E-7          NCH = 1.7E17        TOX = 1.4E-8
+K1 = 0.8764315      K2 = -0.0960191       VTH0 = 0.669507
+K3B = -8.3446317    WO = 1E-8          K3 = 26.8630945
+DVTOW = 0           DVT1W = 0          NLX = 1E-9
+DVTO = 2.9897988    DVT1 = 0.406495        DVT2W = 0
+UO = 445.9725817    UA = 3.375657E-13     DVT2 = -0.1141743
+UC = 7.695866E-12   VSAT = 1.667171E5      UB = 1.408483E-18
+AGS = 0.1359577     BO = 2.63415E-6        A0 = 0.5881706
+KETA = -1.855847E-3 A1 = 4.012238E-4       B1 = 5E-6
+RDSW = 1.178836E3   PRWG = 0.0712685      A2 = 0.3442647
+WR = 1              WINT = 2.61721E-7     PRWB = 0.041833
+XL = 1E-7           XW = 0                LINT = 7.671441E-8
+DWB = 4.041426E-8   VOFF = 0              DWG = -1.440026E-8
+CIT = 0             CDSC = 2.4E-4          NFACTOR = 0.8717986
+CDSCB = 0           ETAO = 1.900849E-3    CDSCD = 0
+DSUB = 0.0565727   PCLM = 2.5500465      ETAB = -5.655437E-5
                    PDIBLC1 = 0.9954206
```



MOSIS file ami-c5-t47f-params

+PDI BLC2 = 2. 089469E-3	PDI BLCB = -0. 0520065	DROUT = 1. 0119898
+PSCBE1 = 6. 395601E8	PSCBE2 = 2. 051156E-4	PVAG = 0
+DELTA = 0. 01	RSH = 83. 6	MOBMOD = 1
+PRT = 0	UTE = -1. 5	KT1 = -0. 11
+KT1L = 0	KT2 = 0. 022	UA1 = 4. 31E-9
+UB1 = -7. 61E-18	UC1 = -5. 6E-11	AT = 3. 3E4
+WL = 0	WLN = 1	WW = 0
+WWN = 1	WWL = 0	LL = 0
+LLN = 1	LW = 0	LWN = 1
+LWL = 0	CAPMOD = 2	XPART = 0. 5
+CGDO = 2. 01E-10	CGSO = 2. 01E-10	CGBO = 1E-9
+CJ = 4. 25868E-4	PB = 0. 926049	MJ = 0. 4370254
+CJSW = 2. 932172E-10	PBSW = 0. 8	MJSW = 0. 1728427
+CJSWG = 1. 64E-10	PBSWG = 0. 8	MJSWG = 0. 1728427
+CF = 0	PVTHO = 0. 0255986	PRDSW = 409. 0242618
+PK2 = -0. 02491	WKETA = -0. 0382391	LKETA = 3. 672763E-4

. MODEL CMOSP PMOS (		LEVEL = 49
+VERSION = 3. 1	TNOM = 27	TOX = 1. 4E-8
+XJ = 1. 5E-7	NCH = 1. 7E17	VTHO = -0. 9324587
+K1 = 0. 5418241	K2 = 0. 012144	K3 = 9. 1825002
+K3B = -1. 0081807	WO = 1E-8	NLX = 6. 166062E-9
+DVTOW = 0	DVT1W = 0	DVT2W = 0
+DVTO = 2. 3587659	DVT1 = 0. 6843255	DVT2 = -0. 1522404
+UO = 211. 1145904	UA = 2. 893983E-9	UB = 1. 79181E-21
+UC = -6. 0993E-11	VSAT = 1. 74595E5	A0 = 0. 9399837
+AGS = 0. 1602973	BO = 6. 601323E-7	B1 = 7. 465355E-7
+KETA = -4. 320086E-3	A1 = 8. 373476E-5	A2 = 0. 3
+RDSW = 3E3	PRWG = -0. 0147222	PRWB = -0. 0192043
+WR = 1	WI NT = 2. 795144E-7	LI NT = 9. 155405E-8
+XL = 1E-7	XW = 0	DWG = -1. 255072E-8
+DWB = 1. 933603E-8	VOFF = -0. 0812374	NFACTOR = 0. 6840911
+CI T = 0	CDSC = 2. 4E-4	CDSCD = 0
+CDSCB = 0	ETA0 = 0. 2845389	ETAB = -0. 092965
+DSUB = 1	PCLM = 2. 1560106	PDI BLC1 = 0. 0404233
+PDI BLC2 = 3. 452595E-3	PDI BLCB = -0. 0527157	DROUT = 0. 2131398
+PSCBE1 = 5. 323834E9	PSCBE2 = 5E-10	PVAG = 0. 0149825
+DELTA = 0. 01	RSH = 104. 8	MOBMOD = 1
+PRT = 0	UTE = -1. 5	KT1 = -0. 11
+KT1L = 0	KT2 = 0. 022	UA1 = 4. 31E-9
+UB1 = -7. 61E-18	UC1 = -5. 6E-11	AT = 3. 3E4
+WL = 0	WLN = 1	WW = 0
+WWN = 1	WWL = 0	LL = 0
+LLN = 1	LW = 0	LWN = 1
+LWL = 0	CAPMOD = 2	XPART = 0. 5
+CGDO = 2. 61E-10	CGSO = 2. 61E-10	CGBO = 1E-9
+CJ = 7. 286969E-4	PB = 0. 9555601	MJ = 0. 4953105
+CJSW = 2. 665117E-10	PBSW = 0. 99	MJSW = 0. 2906618
+CJSWG = 6. 4E-11	PBSWG = 0. 99	MJSWG = 0. 2906618
+CF = 0	PVTHO = 5. 98016E-3	PRDSW = 14. 8598424
+PK2 = 3. 73981E-3	WKETA = 4. 223292E-3	LKETA = -5. 258673E-3

Download Text File