The Basics of Testing Operation Amplifiers: Three Methods

Presenter: David R. Baum
Co-Author: Daryl Hiser
Date: 23-April-2008
Purpose

• This paper will provide information on three operational amplifier test methods which have a proven track record.

• Frequently we get questions about how to test opamps. This paper will serve as a teaching tool that we can use to help people quickly learn the various methods.

• The presentation will discuss the tradeoffs and how to make the best test circuit choice.
Test Method Outline

• Overview of the three test circuits.
• Iq (Quiescent Current)
• Vos (Input Offset Voltage)
• PSRR (Power Supply Rejection Ratio)
• CMRR (Common Mode Rejection Ratio)
• Ib, Ios (Input Bias Current, Input Offset Current)
• Aol (DC Open Loop Gain)
• Putting it all together
Method 1 – Self Test Circuit

• The “Self Test” method uses the DUT itself to perform the test. It is sometimes called the false summing junction method.

![Diagram of False Summing Junction](image3)
Method 1 - Self Test Circuit

- **Advantages**
  - Simplicity of design
  - Most stable of the three methods

- **Disadvantages**
  - Can be slower
  - Low Iq parts are difficult to test

Continued
Method 2 – Two Amp Loop

- The “Two Amp Loop” method uses another “Loop Amplifier” to perform the tests.

![Two Amp Loop Diagram](image)

\[ V_{out} = 1001 \times V_{os} \]
Method 2 – Two Amp Loop

- **Advantages**
  - Accurate control of DUT output voltage
  - Usually faster testing

- **Disadvantages**
  - Stability – Compensation must be correct
  - Not useful for DUTs with variable gain/phase

*Continued*
Method 3 – Three Amp Loop

- The “Three Amp Loop” method uses two additional amplifier to perform the tests.

**Diagram:**

- **Figure 5, Buffer Loop (Three Amp)**

  - Rin 50
  - Vs
  - Loop Control
  - DUT
  - Loop Amp
  - Vout
  - 1Meg
  - 50k
  - 500k
Method 3 – Three Amp Loop

• Advantages
  – Accurate control of DUT output voltage
  – Usually faster testing
  – DUT power supplies can be > Loop amps

• Disadvantages
  – Stability – Compensation **must** be correct
  – Not useful for DUTs with variable gain/phase
  – There is always a 1Meg load on the DUT

Continued
Iq (Quiescent Current)

- Definition - the current consumed by the part with the output current equal to zero
- This circuit satisfies this requirement. Ib will generally be very small and not contribute any significant error to the quiescent current measurement. However, this circuit doesn’t allow testing other device parameters and is therefore not very useful.
Iq (Quiescent Current)

- This circuit is more practical, but still only allows two parameters to be easily tested.
Iq (Quiescent Current)

Figure 3 represents a more practical circuit for measuring the quiescent current in very low quiescent current parts. In this implementation the output can be adjusted to zero output current by controlling $V_{in}$, not always an easy task.

![Iq Figure 3, False Summing Junction](image-url)
Iq (Quiescent Current)

The three amp loop in Figure 5 can also be used to measure Iq, but care must be taken as there is always a 1 Meg ohm resistor at the output of the DUT.

Continued
The three amp loop in Figure 5 can also be used to measure $I_q$, but care must be taken as there is always a 1 Meg ohm resistor at the output of the DUT.
Vos – Input Offset Voltage

Definition – “the differential dc input voltage required to provide zero output voltage with no input signal or source resistance.”

Figure 1, Ideal Method
The Input Offset Voltage, $V_{os}$, is variously defined as, "the differential dc input voltage required to provide zero output voltage with no input signal or source resistance," or "the differential dc input voltage required to provide zero output voltage, with no other input signal and zero resistance in either input terminal path to ground," or "the differential dc input voltage required to provide zero voltage at the output of an operational amplifier when the input bias current is zero." This would suggest an "ideal" theoretical method for testing the Input Offset Voltage which is impractical. The definition would suggest that one should connect a low output, variable voltage source with high accuracy and resolution to the input of the operational amplifier and adjust the input voltage until the output voltage is zero. Then the input offset voltage would simply be the inverse of the input voltage applied. There are two serious problems with this method. With operational amplifiers with very high open loop gain, the resolution of the voltage source would have to be less than a microvolt to guarantee any degree of repeatability and an iterative approach would need to be used to drive the output to zero. This would be costly in time if it could ever be achieved. Noise in the system, coupling into the voltage source and operational amplifier, would make the measurement and control next to impossible in a high speed automated test environment.

Vos – Input Offset Voltage

This shows the configuration for measuring Vos using the “false summing junction” method.
Vos – Input Offset Voltage

Offset voltage is easy to measure with the two amplifier loop.

Continued
Vos – Input Offset Voltage

The three amplifier loop must be kept stable by the appropriate selection of resistor and capacitor on the far right amplifier.
Vos – Input Offset Voltage “Errors”

Sources of error may not be obvious!

VOS Figure 7

Continued
Vos – Input Offset Voltage “Errors”

This shows sources of error due to Thermal EMF.

Continued
Vos – Input Offset Voltage “Errors”

A. Thermally Generated EMFs caused by:
   – Relay Contacts
   – Solder Joints
   – SWAP Block Pogo Pin Connections
   – Automated handler contacts and sockets.

B. Leakage currents caused by:
   – Power Supplies
   – Relay Control and supply traces.

C. Noise
   – Environment
   – Testers
   – components, for example: resistor noise

Continued
Practical Design Considerations for Test Boards

- **AVOID** LEAKAGE PROBLEMS, THERMAL PROBLEMS
- **RECOMMENDED** MINIMIZES LEAKAGE, COIL IS AT GND, MINIMIZES THERMAL PROBLEMS
## Practical Design Considerations for Test Boards

### Design Considerations for Solder Selection

<table>
<thead>
<tr>
<th>Solder Composition</th>
<th>Temperature Coefficient</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sn 99-Ag 1</td>
<td>+3.2 μV/°C</td>
</tr>
<tr>
<td>Sn 63-Pb 37</td>
<td>-3.2 μV/°C</td>
</tr>
<tr>
<td>Sn 50-Pb 50</td>
<td>-3.1 μV/°C</td>
</tr>
<tr>
<td>Sn 18-Pb 82</td>
<td>-2.8 μV/°C</td>
</tr>
<tr>
<td>Sn 40-Cd 60</td>
<td>+0.01 μV/°C</td>
</tr>
<tr>
<td>Sn 81-Bi 19</td>
<td>0.0 μV/°C</td>
</tr>
</tbody>
</table>

Bismuth and Cadmium solders have the best performance. Their cost is high.

*Continued*
**PSRR- Power Supply Rejections Ratio**

Definition - the ratio of the absolute value of the change in the supply voltages divided by the change in the input offset voltage of the op amp. Simply it is Operational Amplifiers ability to reject changes in the power supply voltages over a specified range. Since the offset voltage is needed to make this measurement, the techniques already developed for measuring Vos can be used.

*Continued*
PSRR- Power Supply Rejections Ratio

This test can be accomplished in all three test loop circuits by setting the power supplies, +Vs and -Vs to the minimum supply voltage for the DUT. Then measure 1001 * Vos. The supplies should then be programmed to the maximum voltage for the DUT. Then measure 1001*Vos again. Now we can calculate PSRR.

Continued
PSRR- Power Supply Rejections Ratio

Measuring PSRR with this method is the same as the self-test loop.

Continued
PSRR - Power Supply Rejections Ratio

PSRR - Equations

\[
\text{PSRR} = \frac{\Delta V_{\text{Supply}}}{\Delta V_{\text{OS}}}
\]

\[
\text{PSRR (dB)} = 20 \times \log\left(\frac{\Delta V_{\text{Supply}}}{\Delta V_{\text{OS}}}ight)
\]
CMRR- Common Mode Rejections Ratio

Definition - the ratio of the differential voltage gain to the common-mode voltage gain. It is the op amp’s ability to reject common mode voltages over a specified range. Since the offset voltage is needed to make this measurement, the techniques already developed for measuring Vos can be used.
CMRR- Common Mode Rejections Ratio

The CMRR measurement with the two amp loop is made the same way as the self-test loop method.

CMRR Figure 2, Buffer Loop (One Amp)
CMRR - Common Mode Rejections Ratio

CMRR - Equations

\[ \text{CMRR} = \frac{\Delta V_{\text{Input}}}{\Delta V_{\text{OS}}} \]

\[ \text{CMRR (dB)} = 20 \times \log \left( \frac{\Delta V_{\text{Input}}}{\Delta V_{\text{OS}}} \right) \]
It may be desirable to make all measurements with respect to ground. This can be accomplished by keeping the non-inverting input tied to ground, and moving the power supplies in a tracking fashion positively or negatively to apply effective common mode voltages to the amplifier. The output must be driven to the midpoint of the supplies to eliminate any Aol errors to corrupt the CMRR measurement using this technique.
**Ib+ Input Bias Current**

An+ electrometer can be used in this configuration because the amplifier is stable.

![Diagram of Ib+ Input Bias Current](image-url)
Ib- Input Bias Current

Ib-, which is usually hard to measure, can be measured with an electrometer in this configuration because the loop amp keeps the DUT stable.
Ib - Input Bias Current

Ib, Figure 3
Ib - Input Bias Current

For the Vos measurement

\[ V_{\text{out}} = \left( \frac{R_{\text{in}} + R_f}{R_{\text{in}}} \right) V_{\text{os}} \]

\[ \therefore V_{\text{os}} = \frac{V_{\text{out}}}{\left( \frac{R_{\text{in}} + R_f}{R_{\text{in}}} \right)} \]

Continued
Ib - Input Bias Current

When the relay is opened, the Vos reading will be due to the Vos of the DUT plus R * Ib.

\[ V_{os(Ib)} = V_{os(Opamp)} + (Ib \times Rb) \]

So the Vout that we measure is:

\[ \therefore V_{out} = \left( \frac{R_{in} + R_f}{R_{in}} \right) \times (V_{os(Opamp)} + (Ib \times Rb)) \]

We now solve for Ib:

\[ \frac{V_{out}}{\left( \frac{R_{in} + R_f}{R_{in}} \right)} = (V_{os(Opamp)} + (Ib \times Rb)) \]
**Ib** - Input Bias Current

Rearrange some more:

\[
\frac{V_{out}}{R_{in} + R_f} - V_{os(\text{Opamp})} = Ib \times R_b
\]

We then rearrange to get our final answer:

\[
Ib = \frac{V_{out}}{R_{in} + R_f} - V_{os(\text{Opamp})} \times \frac{R_b}{R_{in}}
\]
Ib - Input Bias Current

Continued
Ib - Input Bias Current

Continued
$\textbf{I_b - Input Bias Current}$

Bias current is then calculated by the following equation:

$$i_b = C_b \times \frac{\Delta V/\text{loopGain}}{\tau_1 - \tau_3}$$
Aol – DC Open Loop Gain

Aol Figure 1, False Summing Junction
Aol – DC Open Loop Gain

Our method to measure Aol using Figure 1 is as follows:

1. Connect the appropriate load to the DUT (Rload)
2. Force Vin to set Vout(pos) to the PDS specification for positive swing.
3. Measure V(1) which is $1001 \times (V_{os} + Vin(pos))$

$$\therefore Vin(pos) = \left(\frac{V(1)}{1001}\right) - V_{os}$$
4. Then, force \( V_{in} \) to set \( V_{out}(\text{neg}) \) to the PDS specification for negative swing

5. Measure \( V(2) \) which is \( 1001 \times (V_{os} + V_{in}(\text{neg})) \)

\[
\therefore V_{in}(\text{neg}) = \left( \frac{V(2)}{1001} \right) - V_{os}
\]

6. Calculate \( A_{ol} = 20 \times \log \left( \frac{V_{out}(\text{pos}) - V_{out}(\text{neg})}{V_{in}(\text{pos}) - V_{in}(\text{neg})} \right) \)
Aol – DC Open Loop Gain

Continue the values measured for Vin(pos) and Vin(neg).

\[
Aol = 20 \times \log \left( \frac{Vout(pos) - Vout(neg)}{\left( \frac{V(1)}{1001} - Vos \right) - \left( \frac{V(2)}{1001} - Vos \right)} \right)
\]

Notice that Vos drops out of the equation.

\[
Aol = 20 \times \log \left( \frac{Vout(pos) - Vout(neg)}{\left( \frac{V(1)}{1001} - Vos \right) - \left( \frac{V(2)}{1001} - Vos \right)} \right)
\]
Aol – DC Open Loop Gain

Aol Figure 2, Buffer Loop (One Amp)
Putting it all together

The nice thing about the “Self-Test” method and the “Two Amp Loop” is that they can live together easily on the same test board.

• **Advantages**
  – Stability is never an issue
  – Both methods can be used on the same part
  – Comparison is easy.

• **Disadvantage**
  – Requires more board space / components
  – Requires more programming
Putting it all together – Two Amp

Continued
Putting it all together – Self Test

Continued
Conclusions
Method 1 - Self Test Circuit

• Advantages
  – Simplicity of design
  – Most stable of the three methods

• Disadvantages
  – Can be slower
  – Low Iq parts are difficult to test

Continued
Method 2 – Two Amp Loop

• Advantages
  – Accurate control of DUT output voltage
  – Usually faster testing

• Disadvantages
  – Stability – Compensation must be correct
  – Not useful for DUTs with variable gain/phase

Continued
Method 3 – Three Amp Loop

• Advantages
  – Accurate control of DUT output voltage
  – Usually faster testing
  – DUT power supplies can be > Loop amps

• Disadvantages
  – Stability – Compensation must be correct
  – Not useful for DUTs with variable gain/phase
  – There is always a 1Meg load on the DUT