

# EE 508





## Lecture 38

### High Frequency Filters




# Integrators for High-Speed Operation

Review from last time


Slow




Reasonably Fast



Very Fast





$I(s) = -\frac{g_m}{sC}$



# Single-ended High-Frequency TA Integrators


How high can  $I_0$  be?



Consider a typical filter – the two integrator loop

$$I_0 = \frac{\mu C_{OX} W / L V_{EB}}{C}$$

Integrator is loaded by another integrator!




$$I_0 = \frac{\mu C_{OX} W_1 / L_1 V_{EB1}}{C + C_P + C_{OX} W_2 L_2}$$

Even if  $C$  goes to 0,  $I_0$  is limited!

$C_P$  is the parasitic capacitances on the output node

# Single-ended High-Frequency TA Integrators

How high can  $I_0$  be?



$$I_{0M} = \frac{\mu V_{EB1}}{L_{\min}^2}$$

$$I_{0M} = \omega_T$$

Speed of operation increases with  $V_{EB1}$

$V_{EB1}$  is limited by signal swing requirements and  $V_{DD}$

Signal Swing:


$$V_{SW-OP} \approx \min\{V_{DD} - V_{OQ}, V_{OQ} - (V_T + 100\text{mV})\}$$

$$V_{OQ} = V_T + V_{EB}$$

$$V_{SW-OP} \approx \min\{V_{DD} - V_T - V_{EB}, V_T + V_{EB} - (V_T + 100\text{mV})\}$$

# Single-ended High-Frequency TA Integrators

How high can  $I_0$  be?



$$I_{0M} = \frac{\mu V_{EB1}}{L_{min}^2}$$

$$I_{0M} = \omega_T$$

Speed of operation increases with  $V_{EB}$

$V_{EB}$  is limited by signal swing requirements and  $V_{DD}$

Signal Swing:


$$V_{DD} - V_T - V_{EB} = V_T + V_{EB} - (V_T + 100\text{mV})$$

$$V_{EB} = \frac{V_{DD} + 100\text{mV} - V_T}{2}$$

$$I_{0MAX} \approx \frac{\mu(V_{DD} + 100\text{mV} - V_T)}{2L_{min}^2}$$

# Single-ended High-Frequency TA Integrators

How high can  $I_0$  be?



$$I_0 = \frac{\mu C_{OX} W_1 / L_1 V_{EB1}}{C + C_P + C_{OX} W_1 L_1}$$

Neglecting  $C_p$  and  $C$ , obtained

$$I_{0M} = \omega_T$$

$$I_{0M} = \frac{\mu V_{EB1}}{L_{min}^2}$$

Note this is independent of  $W_1$

How much power is required to realize  $I_{0MAX}$ ?

$$P_{QPT} = V_{DD} I_D$$

$$P_{QPT} = V_{DD} \frac{\mu C_{OX} W_1 V_{EB1}^2}{2L_{min}}$$

$$I_{0MAX} \approx \frac{\mu(V_{DD} + 100mV - V_T)}{2L_{min}^2}$$


Note this is proportional to  $W_1$

$$P_{QPT} = V_{DD} \frac{\mu C_{OX} W_{min} V_{EB1}^2}{2L_{min}} \stackrel{W_{min}=L_{min}}{\approx} V_{DD} \frac{\mu C_{OX} V_{EB1}^2}{2}$$

$$= V_{DD} \frac{\mu C_{OX}}{2} \left( \frac{V_{DD} + 100mV - V_T}{2} \right)^2 \stackrel{V_T=0.25V_{DD}}{\approx} V_{DD} \frac{\mu C_{OX}}{2} \left( \frac{0.75V_{DD}}{2} \right)^2 \approx .07 \mu C_{OX} V_{DD}^3$$

# Single-ended High-Frequency TA Integrators

How high can  $I_0$  be?



$$I_0 = \frac{\mu C_{OX} W_1 / L_1 V_{EB1}}{C + C_P + C_{OX} W_1 L_1}$$

Neglecting  $C_p$  and  $C$ , obtained

$$I_{0M} = \omega_T$$

$$I_{0M} = \frac{\mu V_{EB1}}{L_{min}^2}$$

$$I_{0MAX} \approx \frac{\mu(V_{DD} + 100mV - V_T)}{2L_{min}^2}$$

$C_P$  will modestly reduce the speed of the circuit

$$I_0 = \frac{\mu C_{OX} W_1 V_{EB1}}{L_{min} C_P + C_{OX} W_1 L_{min}^2}$$


Consider the diffusion capacitances on  $M_1$  and  $M_2$

$$I_0 = \frac{\mu C_{OX} W_1 V_{EB1}}{L_{min} (C_{P1} + C_{P2}) + C_{OX} W_1 L_{min}^2}$$

# How high can $I_0$ be?

The parasitic diffusion capacitances are strongly layout dependent

Consider a basic layout of a transistor



The capacitance density along the sw of the drain is usually somewhat less than that along the outer perimeters but may not easily be modeled separately


Assuming the same, drain diffusion capacitance of a transistor is given by

$$C_{DIFF} = C_{BOT} [W d_1] + C_{SW} [2d_1 + 2W]$$


$C_{BOT}$  is the bottom diffusion capacitance density

$C_{SW}$  is the sidewall diffusion capacitance density

# How high can $I_0$ be?



Consider a basic layout




$$I_0 = \frac{\mu C_{OX} W_1 V_{EB1}}{L_{min} (C_{P1} + C_{P2}) + C_{OX} W_1 L_{min}^2}$$

$$I_0 = \frac{\mu C_{OX} W_1 V_{EB1}}{L_{min} (C_{BOTn} [W_1 d_1] + C_{SWn} [2d_1 + 2W_1] + C_{BOTp} [W_2 d_2] + C_{SWp} [2d_2 + 2W_2]) + C_{OX} W_1 L_{min}^2}$$


Assume  $L_{MIN} = 2\lambda$

$$I_0 = \frac{\mu C_{OX} W_1 V_{EB1}}{2\lambda (C_{BOTn} [W_1 d_1] + C_{SWn} [2d_1 + 2W_1] + C_{BOTp} [W_2 d_2] + C_{SWp} [2d_2 + 2W_2]) + C_{OX} W_1 4\lambda^2}$$

# How high can $I_0$ be?



Consider a basic layout of a transistor





$$I_0 = \frac{\mu C_{OX} W_1 V_{EB1}}{2\lambda (C_{BOTn} [W_1 d_1] + C_{SWn} [2d_1 + 2W_1] + C_{BOTp} [W_2 d_2] + C_{SWp} [2d_2 + 2W_2]) + C_{OX} W_1 4\lambda^2}$$

$$I_0 = \frac{\mu C_{OX} W_1 V_{EB1}}{2\lambda (C_{BOTn} [W_1 6\lambda] + C_{SWn} [12\lambda + 2W_1] + C_{BOTp} [W_2 6\lambda] + C_{SWp} [12\lambda + 2W_2]) + C_{OX} W_1 4\lambda^2}$$

# How high can $I_0$ be?

Consider a basic layout



$$I_0 = \frac{\mu_n C_{OX} W_1 V_{EB1}}{2\lambda (C_{BOTn} [W_1 6\lambda] + C_{SWn} [12\lambda + 2W_1] + C_{BOTp} [W_2 6\lambda] + C_{SWp} [12\lambda + 2W_2]) + C_{OX} W_1 4\lambda^2}$$

$$I_0 = \frac{\mu_n V_{EB1}}{4\lambda^2 + 2\lambda \left( \frac{C_{BOTn}}{C_{OX}} [6\lambda] + \frac{C_{SWn}}{C_{OX}} \left[ 12 \frac{\lambda}{W_1} + 2 \right] + \frac{C_{BOTp}}{C_{OX}} \left[ \frac{W_2}{W_1} \right] [6\lambda] + \frac{C_{SWp}}{C_{OX}} \left[ 12 \frac{\lambda}{W_1} + 2 \frac{W_2}{W_1} \right] \right)}$$



Define and assume

$$h_{BOT} = \frac{C_{BOTn}}{C_{OX}} = \frac{C_{BOTp}}{C_{OX}} \quad h_{SW} = \frac{C_{SWn}}{\lambda C_{OX}} = \frac{C_{SWp}}{\lambda C_{OX}}$$

$$I_0 = \frac{\mu_n V_{EB1}}{4\lambda^2 + 2\lambda \left( h_{BOT} [6\lambda] + \lambda h_{SW} \left[ 12 \frac{\lambda}{W_1} + 2 \right] + h_{BOT} \left[ \frac{W_2}{W_1} \right] [6\lambda] + \lambda h_{SW} \left[ 12 \frac{\lambda}{W_1} + 2 \frac{W_2}{W_1} \right] \right)}$$

# How high can $I_0$ be?

Consider a basic layout




$$I_0 = \frac{\mu_n V_{EB1}}{4\lambda^2 + 2\lambda \left( h_{BOT} [6\lambda] + \lambda h_{SW} \left[ 12 \frac{\lambda}{W_1} + 2 \right] + h_{BOT} \left[ \frac{W_2}{W_1} \right] [6\lambda] + \lambda h_{SW} \left[ 12 \frac{\lambda}{W_1} + 2 \frac{W_2}{W_1} \right] \right)}$$


$$I_0 = \frac{\mu_n V_{EB1}}{4\lambda^2 + 4\lambda^2 \left( 3h_{BOT} \left[ 1 + \frac{W_2}{W_1} \right] + h_{SW} \left[ 12 \frac{\lambda}{W_1} + 1 + \frac{W_2}{W_1} \right] \right)}$$

$$I_0 = \frac{\mu_n V_{EB1}}{4\lambda^2} \frac{1}{1 + \left( 3h_{BOT} \left[ 1 + \frac{W_2}{W_1} \right] + h_{SW} \left[ 12 \frac{\lambda}{W_1} + 1 + \frac{W_2}{W_1} \right] \right)}$$

# How high can $I_0$ be?



Consider a basic layout



$$I_0 = \frac{\mu_n V_{EB1}}{4\lambda^2} \frac{1}{1 + \left( 3h_{BOT} \left[ 1 + \frac{W_2}{W_1} \right] + h_{SW} \left[ 12 \frac{\lambda}{W_1} + 1 + \frac{W_2}{W_1} \right] \right)}$$


Recall

$$\frac{W_2}{W_1} = \frac{\mu_n}{\mu_p} \left( \frac{V_{EB1}}{V_{EB2}} \right)^2$$

$$\omega_T = \frac{\mu_n V_{EB1}}{4\lambda^2}$$


$$I_0 = \frac{\omega_T}{1 + \left( 3h_{BOT} \left[ 1 + \frac{\mu_n}{\mu_p} \left( \frac{V_{EB1}}{V_{EB2}} \right)^2 \right] + h_{SW} \left[ 12 \frac{\lambda}{W_1} + 1 + \frac{\mu_n}{\mu_p} \left( \frac{V_{EB1}}{V_{EB2}} \right)^2 \right] \right)}$$

# How high can $I_0$ be?



$$I_0 = \frac{\omega_T}{1 + \left( 3h_{\text{BOT}} \left[ 1 + \frac{\mu_n}{\mu_p} \left( \frac{V_{\text{EB1}}}{V_{\text{EB2}}} \right)^2 \right] + h_{\text{SW}} \left[ 12 \frac{\lambda}{W_1} + 1 + \frac{\mu_n}{\mu_p} \left( \frac{V_{\text{EB1}}}{V_{\text{EB2}}} \right)^2 \right] \right)}$$

Consider a basic layout



Example: Consider the 0.25u TSMC CMOS Process

$$C_{\text{OX}} = 5.8 \text{ fF}/\mu^2$$

$$C_{\text{SWn}} = .440 \text{ fF}/\mu$$

$$C_{\text{SWp}} = .350 \text{ fF}/\mu$$

$$C_{\text{BOT}} = 1.8 \text{ fF}/\mu^2$$

$$\frac{\mu_n}{\mu_p} = 4.1$$

$$\mu_p$$

$$\mu_n = 3.74 \text{ E}10$$

$$\lambda = 0.125 \mu$$


$$h_{\text{BOT}} = \frac{C_{\text{BOTn}}}{C_{\text{OX}}} = \frac{C_{\text{BOTp}}}{C_{\text{OX}}}$$

$$h_{\text{BOT}} = 0.31$$

$$h_{\text{SW}} = \frac{C_{\text{SWn}}}{\lambda C_{\text{OX}}} = \frac{C_{\text{SWp}}}{\lambda C_{\text{OX}}}$$


$$h_{\text{SW}} = 0.61$$

# How high can $I_0$ be?



$$I_0 = \frac{\omega_T}{1 + \left( 3h_{\text{BOT}} \left[ 1 + \frac{\mu_n}{\mu_p} \left( \frac{V_{\text{EB1}}}{V_{\text{EB2}}} \right)^2 \right] + h_{\text{SW}} \left[ 12 \frac{\lambda}{W_1} + 1 + \frac{\mu_n}{\mu_p} \left( \frac{V_{\text{EB1}}}{V_{\text{EB2}}} \right)^2 \right] \right)}$$

Consider a basic layout



Example: Consider the 0.25u TSMC CMOS Process

$$I_0 = \frac{\omega_T}{1 + \left( 3 \cdot 0.31 \left[ 1 + 4.1 \left( \frac{V_{\text{EB1}}}{V_{\text{EB2}}} \right)^2 \right] + 0.61 \left[ 12 \frac{0.125}{W_1} + 1 + 4.01 \left( \frac{V_{\text{EB1}}}{V_{\text{EB2}}} \right)^2 \right] \right)}$$

$$h_{\text{BOT}} = 0.31$$

$$h_{\text{SW}} = 0.61$$

$$I_0 = \frac{\omega_T}{1 + \left( 0.931 \left[ 1 + 4.1 \left( \frac{V_{\text{EB1}}}{V_{\text{EB2}}} \right)^2 \right] + 0.61 \left[ \frac{1.5}{W_1} + 1 + 4.01 \left( \frac{V_{\text{EB1}}}{V_{\text{EB2}}} \right)^2 \right] \right)}$$

$$\frac{\mu_n}{\mu_p} = 4.1$$


$$\mu_p$$

GATE  
term


BOT term

SW term

# How high can $I_0$ be?



Consider a basic layout



Example: Consider the 0.25u TSMC CMOS Process


$$I_0 = \frac{\omega_T}{1 + \underbrace{\left( 0.93 \left[ 1 + 4.1 \left( \frac{V_{EB1}}{V_{EB2}} \right)^2 \right] \right)}_{\text{BOT term}} + 0.61 \underbrace{\left[ \frac{1.5}{W_1} + 1 + 4.01 \left( \frac{V_{EB1}}{V_{EB2}} \right)^2 \right]}_{\text{SW term}}}$$

If  $W_1 = 1.5\mu$  and  $V_{EB1} = V_{EB2}$


$$I_0 = \frac{\omega_T}{1 + (4.73 + 4.03)} = .102\omega_T$$

- The diffusion capacitance term can dominate the  $C_{GS}$  term
- The SW capacitance can be the biggest contributor to the speed limitations
- A factor of 10 or even much more reduction in speed is possible due to the diffusion parasitics and layout
- Maximizing  $W_1$  will minimize  $I_0$  but power will get very large for marginal improvement in speed

# How high can $I_0$ be?



Consider a basic layout




Example: Consider the 0.25u TSMC CMOS Process

$$I_0 = \frac{\omega_T}{1 + \underbrace{\left( 0.93 \left[ 1 + 4.1 \left( \frac{V_{EB1}}{V_{EB2}} \right)^2 \right] \right)}_{\text{BOT term}} + 0.61 \underbrace{\left[ \frac{1.5}{W_1} + 1 + 4.01 \left( \frac{V_{EB1}}{V_{EB2}} \right)^2 \right]}_{\text{SW term}}}$$


This example shows that layout is really critical when high speed operation is needed

**What can be done with layout to improve performance?**

# How high can $I_0$ be?




Consider a basic layout




## What can be done with layout to improve performance?

Reducing the diffusion capacitances on the drains will have a major impact on speed!

Consider a concentric layout approach:



# Concentric Layouts




Can be shown this is equivalent to a rectangular transistor ( $W_{EQ}/L_{EQ}$ )

Drain area and perimeter dramatically reduced

Source area and perimeter dramatically increased (but does not degrade performance)

Only sidewall is adjacent to the gate and  $C_{SW}$  is usually considerably lower here though some models do not provide separate characterization

# Concentric Layouts




$$W_{\text{EQ}} \approx 4 \left( \frac{y_1 + y_2}{2} \right) \quad \text{or} \quad W_{\text{EQ}} \approx 4 \left( y_2 + \sqrt{2} \left[ \frac{y_1 - y_2}{4} \right] \right)$$

$$L_{\text{EQ}} \approx x_1$$

Exact closed-form expressions exist which are somewhat more complicated

# How high can $I_0$ be?

Consider concentric layouts for  $M_1$  and  $M_2$



Recall 
$$\frac{W_2}{W_1} = \frac{\mu_n}{\mu_p} \left( \frac{V_{EB1}}{V_{EB2}} \right)^2$$

Assume  $W_2 > W_1$

Will minimize the diffusion capacitance by starting with a minimum-sized concentric device

Thus  $y_2 = 6\lambda$      $x_2 = 2\lambda$      $y_1 = 10\lambda$      $W_{1min} \approx 4\lambda(6 + \sqrt{2})$

Define  $K_1$  to be the scaling factor of  $W_1$  above that of the minimum-sized concentric device


$$K_1 = \frac{W_1}{W_{1min}}$$

Assume, for convenience, that  $K$  is an integer

$M_1$  realized by placing  $K_1$  minimum-sized concentric devices in parallel

# How high can $I_0$ be?

Consider concentric layouts for  $M_1$  and  $M_2$



$$y_2 = 6\lambda \quad x_2 = 2\lambda \quad y_1 = 10\lambda$$

$$W_{1\min} \approx 4\lambda(6 + \sqrt{2})$$

$$K_1 = \frac{W_1}{W_{1\min}}$$

Consider now the concentric layout for  $M_1$

$$P_{D1} = K_1 24\lambda$$

$$A_{D1} = K_1 (6\lambda)^2$$

$$A_{\text{GATE}1} = K_1 (48\lambda^2 + 16\lambda^2)$$

Consider now the concentric layout for  $M_2$

The minimum-sized layout (gate, source, and drain) for the p-channel transistors are identical to those for n-channel transistors


Define  $K_2$  to be the scaling factor for  $W_2$  above that of a minimum-sized concentric device

$$P_{D2} = K_2 24\lambda$$

$$A_{D2} = K_2 (6\lambda)^2$$

# How high can $I_0$ be?

Consider concentric layouts for  $M_1$  and  $M_2$




Individual segments can be a little bigger than minimum sized w/o major change in performance

May select  $K_1=K_2=1$

# How high can $I_0$ be?

Consider concentric layouts for  $M_1$  and  $M_2$



$$K_2 = \frac{W_2}{W_{1\min}} \quad W_2 = W_1 \frac{\mu_n}{\mu_p} \left( \frac{V_{EB1}}{V_{EB2}} \right)^2$$

$$K_2 = \frac{W_1}{W_{1\min}} \frac{\mu_n}{\mu_p} \left( \frac{V_{EB1}}{V_{EB2}} \right)^2 = K_1 \frac{\mu_n}{\mu_p} \left( \frac{V_{EB1}}{V_{EB2}} \right)^2$$

$$I_0 = \frac{\mu C_{OX} W_1 V_{EB1}}{L_{\min} (C_{P1} + C_{P2}) + C_{OX} W_1 L_{\min}^2}$$




$$I_0 = \frac{\frac{\mu C_{OX} W_1 V_{EB1}}{L_{\min}}}{(C_{P1} + C_{P2}) + C_{GS1}}$$

$$I_0 = \frac{\frac{\mu V_{EB1}}{L_{\min}^2}}{(C_{P1} + C_{P2}) + C_{GS1}} \cdot C_{OX} L_{\min} W_1$$

$$I_0 = \frac{\omega_T}{(C_{P1} + C_{P2}) + C_{GS1}} \cdot 2\lambda C_{OX} W_1$$

# How high can $I_0$ be?

Consider concentric layouts for  $M_1$  and  $M_2$



$$I_0 = \frac{\omega_T}{\frac{(C_{P1} + C_{P2}) + C_{GS1}}{2\lambda C_{OX} W_1}}$$

$$P_{D1} = K_1 24\lambda \quad A_{D1} = K_1 (6\lambda)^2 \quad A_{GATE1} = K_1 (48\lambda^2 + 16\lambda^2)$$


$$P_{D2} = K_2 24\lambda \quad A_{D2} = K_2 (6\lambda)^2 \quad W_1 \approx 4K_1\lambda(6 + \sqrt{2})$$

$$I_0 = \frac{\omega_T}{\frac{C_{OX} K_1 (48\lambda^2 + 16\lambda^2) + (C_{SWn} K_1 24\lambda + C_{BOTn} K_1 (6\lambda)^2 + C_{SWp} K_2 24\lambda + C_{BOTp} K_2 (6\lambda)^2)}{2\lambda C_{OX} 4K_1\lambda(6 + \sqrt{2})}}$$

$$I_0 = \frac{\omega_T}{\frac{C_{OX} K_1 (48\lambda^2 + 16\lambda^2) + C_{BOT} (6\lambda)^2 (K_1 + K_2) + C_{SW} 24\lambda (K_1 + K_2)}{2\lambda C_{OX} 4K_1\lambda(6 + \sqrt{2})}}$$

# How high can $I_0$ be?

Consider concentric layouts for  $M_1$  and  $M_2$




$$I_0 = \frac{\omega_T}{\frac{C_{OX}K_1(48\lambda^2 + 16\lambda^2) + C_{BOT}(6\lambda)^2(K_1 + K_2) + C_{SW}24\lambda(K_1 + K_2)}{2\lambda C_{OX}4K_1\lambda(6 + \sqrt{2})}}$$


$$I_0 = \frac{\omega_T}{\frac{(8) + h_{BOT}4.5(1 + K_2/K_1) + h_{SW}3(1 + K_2/K_1)}{(6 + \sqrt{2})}}$$

$$I_0 = \frac{\omega_T}{1.08 + h_{BOT}.61(1 + K_2/K_1) + h_{SW}0.4(1 + K_2/K_1)}$$

# How high can $I_0$ be?



Consider concentric layout



$$I_0 = \frac{\omega_T}{1.08 + h_{BOT} \cdot 61(1 + K_2/K_1) + h_{SW} \cdot 0.4(1 + K_2/K_1)}$$

Example: Consider the 0.25u TSMC CMOS Process with  $W_1=1.5u$  and  $V_{EB1}=V_{EB2}$

$$\frac{K_2}{K_1} = \frac{\mu_n}{\mu_p} \left( \frac{V_{EB1}}{V_{EB2}} \right) \quad \frac{K_2}{K_1} = 4.01 \left( \frac{V_{EB1}}{V_{EB2}} \right) \quad \frac{\mu_n}{\mu_p} = 4.1$$

$$I_0 = \frac{\omega_T}{1.08 + \underbrace{.19(5.01)}_{\text{BOT term}} + \underbrace{0.24(5.01)}_{\text{SW term}}}$$

$$I_0 = \frac{\omega_T}{1.08 + .95 + 1.2}$$

$$I_0 = .31\omega_T$$

Diffusion parasitics still dominate frequency degradation



SW term probably over-estimated since it is an internal SW capacitance

But a factor of 3 faster with the concentric layout compared to standard layout


# How high can $I_0$ be?

Other layouts for enhancing speed of operation

Goal: reduce area and perimeter on drain



Shared-drain structure




Circular-concentric structure

Though the reduced size drain structures work very well, CAD support may be limited for layout, simulation, and extraction

# How high can $I_0$ be?

Other layouts for enhancing speed of operation

Goal: reduce area and perimeter on drain



n-channel load, simple layout  $w_1 = 4w_2$

$$A_D = 4\lambda w_1 + 2\lambda w_2 = 18\lambda w_2$$

$$P_D = 12\lambda + 2w_1 = 12\lambda + 8w_2$$

$$A_{G1} = 2\lambda w_1 = 8\lambda w_2$$

$$A_{G2} = 2\lambda w_2$$

$$\omega_0 \approx \frac{\sqrt{3}}{2} \frac{g_{m1}}{C_L}$$

$$\omega_0 \approx \frac{\sqrt{3}}{2} \frac{\mu_1 V_{DS1}}{4\lambda^2} \quad k = \frac{w_2}{6\lambda}$$

$$\frac{5}{4} + \frac{9}{4} k_{over} + \left(1 + \frac{1}{4k}\right) h_{sw}$$

Useful for adding loss or in high-speed gain stages

Parameters from 25u TSMC Process

u 3.74E+10 1/(V\*sec)  
 2\*lambda 0.25 u  
 hsw 0.61 none  
 cot 0.32 none  
 u/up 4.1

## Integrator I<sub>o</sub> for Special Layouts

file: integrator-speed-comp

Note: Process parameters may be a little optimistic but relative performance should be as predicted

### Conventional Layout

VEB1/ VEB2	K	W1	W2	SWn	SWp	BOTn	BOTp	SW comp Total	Bot comp Total	Load comp	Den	VEB1	Io, no of GHz	Io GHz
1	1	0.75	3.075	0.92	3.42	0.96	3.94	4.33	4.90	1	10.2	1	95.3	9.3
1	2	1.5	6.15	0.61	3.11	0.96	3.94	3.72	4.90	1	9.6	1	95.3	9.9
1	4	3	12.3	0.46	2.96	0.96	3.94	3.42	4.90	1	9.3	1	95.3	10.2
1	8	6	24.6	0.38	2.88	0.96	3.94	3.26	4.90	1	9.2	1	95.3	10.4
1	16	12	49.2	0.34	2.84	0.96	3.94	3.19	4.90	1	9.1	1	95.3	10.5
0.5	1	0.75	0.769	0.92	1.54	0.96	0.98	2.46	1.94	1	5.4	1	95.3	17.6
0.5	2	1.5	1.538	0.61	1.24	0.96	0.98	1.85	1.94	1	4.8	1	95.3	19.9
0.5	4	3	3.075	0.46	1.08	0.96	0.98	1.54	1.94	1	4.5	1	95.3	21.2
0.5	8	6	6.15	0.38	1.01	0.96	0.98	1.39	1.94	1	4.3	1	95.3	22.0
0.5	16	12	12.3	0.34	0.97	0.96	0.98	1.31	1.94	1	4.3	1	95.3	22.4
2	1	0.75	12.3	0.92	10.92	0.96	15.74	11.83	16.70	1	29.5	1	95.3	3.2
2	2	1.5	24.6	0.61	10.61	0.96	15.74	11.22	16.70	1	28.9	1	95.3	3.3
2	4	3	49.2	0.46	10.46	0.96	15.74	10.92	16.70	1	28.6	1	95.3	3.3
2	8	6	98.4	0.38	10.39	0.96	15.74	10.77	16.70	1	28.5	1	95.3	3.3
2	16	12	196.8	0.34	10.35	0.96	15.74	10.69	16.70	1	28.4	1	95.3	3.4
1	1	0.75	3.075	0.92	3.42	0.96	3.94	4.33	4.90	1	10.2	1.5	142.9	14.0
1	2	1.5	6.15	0.61	3.11	0.96	3.94	3.72	4.90	1	9.6	1.5	142.9	14.9
1	4	3	12.3	0.46	2.96	0.96	3.94	3.42	4.90	1	9.3	1.5	142.9	15.3
1	8	6	24.6	0.38	2.88	0.96	3.94	3.26	4.90	1	9.2	1.5	142.9	15.6
1	16	12	49.2	0.34	2.84	0.96	3.94	3.19	4.90	1	9.1	1.5	142.9	15.7
0.5	1	0.75	0.769	0.92	1.54	0.96	0.98	2.46	1.94	1	5.4	1.5	142.9	26.5
0.5	2	1.5	1.538	0.61	1.24	0.96	0.98	1.85	1.94	1	4.8	1.5	142.9	29.8
0.5	4	3	3.075	0.46	1.08	0.96	0.98	1.54	1.94	1	4.5	1.5	142.9	31.9
0.5	8	6	6.15	0.38	1.01	0.96	0.98	1.39	1.94	1	4.3	1.5	142.9	33.0
0.5	16	12	12.3	0.34	0.97	0.96	0.98	1.31	1.94	1	4.3	1.5	142.9	33.6
2	1	0.75	12.3	0.92	10.92	0.96	15.74	11.83	16.70	1	29.5	1.5	142.9	4.8
2	2	1.5	24.6	0.61	10.61	0.96	15.74	11.22	16.70	1	28.9	1.5	142.9	4.9
2	4	3	49.2	0.46	10.46	0.96	15.74	10.92	16.70	1	28.6	1.5	142.9	5.0
2	8	6	98.4	0.38	10.39	0.96	15.74	10.77	16.70	1	28.5	1.5	142.9	5.0
2	16	12	196.8	0.34	10.35	0.96	15.74	10.69	16.70	1	28.4	1.5	142.9	5.0
1	1	0.75	3.075	0.92	3.42	0.96	3.94	4.33	4.90	1	10.2	2	190.6	18.6
1	2	1.5	6.15	0.61	3.11	0.96	3.94	3.72	4.90	1	9.6	2	190.6	19.8
1	4	3	12.3	0.46	2.96	0.96	3.94	3.42	4.90	1	9.3	2	190.6	20.5
1	8	6	24.6	0.38	2.88	0.96	3.94	3.26	4.90	1	9.2	2	190.6	20.8
1	16	12	49.2	0.34	2.84	0.96	3.94	3.19	4.90	1	9.1	2	190.6	21.0
0.5	1	0.75	0.769	0.92	1.54	0.96	0.98	2.46	1.94	1	5.4	2	190.6	35.3
0.5	2	1.5	1.538	0.61	1.24	0.96	0.98	1.85	1.94	1	4.8	2	190.6	39.8
0.5	4	3	3.075	0.46	1.08	0.96	0.98	1.54	1.94	1	4.5	2	190.6	42.5
0.5	8	6	6.15	0.38	1.01	0.96	0.98	1.39	1.94	1	4.3	2	190.6	44.0
0.5	16	12	12.3	0.34	0.97	0.96	0.98	1.31	1.94	1	4.3	2	190.6	44.8
2	1	0.75	12.3	0.92	10.92	0.96	15.74	11.83	16.70	1	29.5	2	190.6	6.5
2	2	1.5	24.6	0.61	10.61	0.96	15.74	11.22	16.70	1	28.9	2	190.6	6.6
2	4	3	49.2	0.46	10.46	0.96	15.74	10.92	16.70	1	28.6	2	190.6	6.7
2	8	6	98.4	0.38	10.39	0.96	15.74	10.77	16.70	1	28.5	2	190.6	6.7
2	16	12	196.8	0.34	10.35	0.96	15.74	10.69	16.70	1	28.4	2	190.6	6.7

Note: Significant change in speed with optimal choice of design variables

Parameters from .25u TSMC Process  
 u 3.74E+10 1/(V\*sec)  
 2\*lambda 0.25 u  
 hsw 0.61 none  
 hbot 0.32 none  
 un/up 4.1

### Integrator I0 for Special Layouts

file: integrator-speed-corrp

Note: Process parameters may be a little optimistic but relative performance should be as predicted

#### Concentric Layout

VEB1/ VEB2	K	K2	K2^A	W1	W2	SWn	SWp	BOTn	BOTp	SW comp Total	Got comp Total	Load Comp	Den	VEBt	lo,no dif GHz	lo GHz
1	1	4.8		3.7	15.2	0.25	1.19	0.19	4.53	1.44	4.73	1.08	7.24	1	88.3	13.2
1	2	8.9		6.7	27.5	0.27	1.22	0.43	8.56	1.49	8.99	1.04	11.53	1	91.3	8.3
1	4	17.1		12.7	52.1	0.29	1.23	0.91	16.63	1.52	17.53	1.02	20.08	1	93.1	4.7
1	1	4.8		3.7	15.2	0.25	1.19	0.19	4.53	1.44	4.73	1.08	7.24	1.5	132.5	19.7
1	2	8.9		6.7	27.5	0.27	1.22	0.43	8.56	1.49	8.99	1.04	11.53	1.5	136.9	12.4
1	4	17.1		12.7	52.1	0.29	1.23	0.91	16.63	1.52	17.53	1.02	20.08	1.5	139.7	7.1
1	1	4.8		3.7	15.2	0.25	1.19	0.19	4.53	1.44	4.73	1.08	7.24	2	176.6	26.3
1	2	8.9		6.7	27.5	0.27	1.22	0.43	8.56	1.49	8.99	1.04	11.53	2	182.6	16.5
1	4	17.1		12.7	52.1	0.29	1.23	0.91	16.63	1.52	17.53	1.02	20.08	2	186.3	9.5
0.5	1	1.0		3.7	3.8	0.25	0.25	0.19	0.21	0.50	0.40	1.08	1.98	1	88.3	48.1
0.5	2	2.1		6.7	6.9	0.27	0.28	0.43	0.45	0.55	0.88	1.04	2.48	1	91.3	36.4
0.5	4	4.1		12.7	13.0	0.29	0.30	0.91	0.96	0.58	1.86	1.02	3.47	1	93.1	27.5
0.5	1	1.0		3.7	3.8	0.25	0.25	0.19	0.21	0.50	0.40	1.08	1.98	1.5	132.5	72.2
0.5	2	2.1		6.7	6.9	0.27	0.28	0.43	0.45	0.55	0.88	1.04	2.48	1.5	136.9	57.6
0.5	4	4.1		12.7	13.0	0.29	0.30	0.91	0.96	0.58	1.86	1.02	3.47	1.5	139.7	41.2
0.5	1	1.0		3.7	3.8	0.25	0.25	0.19	0.21	0.50	0.40	1.08	1.98	2	176.6	96.2
0.5	2	2.1		6.7	6.9	0.27	0.28	0.43	0.45	0.55	0.88	1.04	2.48	2	182.6	76.8
0.5	4	4.1		12.7	13.0	0.29	0.30	0.91	0.96	0.58	1.86	1.02	3.47	2	186.3	54.9
2	1	20.0		3.7	60.8	0.25	4.94	0.19	77.92	5.19	78.11	1.08	84.38	1	88.3	1.1
2	2	36.4		6.7	110.0	0.27	4.97	0.43	142.47	5.24	142.90	1.04	149.18	1	91.3	0.6
2	4	69.2		12.7	208.4	0.29	4.99	0.91	271.56	5.27	272.47	1.02	278.77	1	93.1	0.3
2	1	20.0		3.7	60.8	0.25	4.94	0.19	77.92	5.19	78.11	1.08	84.38	1.5	132.5	1.7
2	2	36.4		6.7	110.0	0.27	4.97	0.43	142.47	5.24	142.90	1.04	149.18	1.5	136.9	1.0
2	4	69.2		12.7	208.4	0.29	4.99	0.91	271.56	5.27	272.47	1.02	278.77	1.5	139.7	0.5
2	1	20.0		3.7	60.8	0.25	4.94	0.19	77.92	5.19	78.11	1.08	84.38	2	176.6	2.3
2	2	36.4		6.7	110.0	0.27	4.97	0.43	142.47	5.24	142.90	1.04	149.18	2	182.6	1.3
2	4	69.2		12.7	208.4	0.29	4.99	0.91	271.56	5.27	272.47	1.02	278.77	2	186.3	0.7

#### Segmented Concentric Layout

1	1	4.8	2.3	3.71	15.2	0.25	1.13	0.19	2.05	1.38	2.24	1.08	4.70	1	88.3	20.3
1	2	8.9	4.35	6.71	27.5	0.27	1.19	0.43	4.06	1.46	4.49	1.04	6.99	1	91.3	13.6
1	4	17.1	8.45	12.71	52.1	0.29	1.22	0.91	8.09	1.50	8.99	1.02	11.52	1	93.1	8.3
1	1	4.8	2.3	3.71	15.2	0.25	1.13	0.19	2.05	1.38	2.24	1.08	4.70	1.5	132.5	30.4
1	2	8.9	4.35	6.71	27.5	0.27	1.19	0.43	4.06	1.46	4.49	1.04	6.99	1.5	136.9	20.4
1	4	17.1	8.45	12.71	52.1	0.29	1.22	0.91	8.09	1.50	8.99	1.02	11.52	1.5	139.7	12.4
1	1	4.8	2.3	3.71	15.2	0.25	1.13	0.19	2.05	1.38	2.24	1.08	4.70	2	176.6	40.5
1	2	8.9	4.35	6.71	27.5	0.27	1.19	0.43	4.06	1.46	4.49	1.04	6.99	2	182.6	27.3
1	4	17.1	8.45	12.71	52.1	0.29	1.22	0.91	8.09	1.50	8.99	1.02	11.52	2	186.3	16.5
0.5	1	1.0	0.4	3.71	3.8	0.25	0.20	0.19	0.06	0.44	0.26	1.08	1.78	1	88.3	53.6
0.5	2	2.1	0.91	6.71	6.9	0.27	0.25	0.43	0.18	0.52	0.61	1.04	2.17	1	91.3	43.9
0.5	4	4.1	1.94	12.71	13.0	0.29	0.28	0.91	0.42	0.57	1.33	1.02	2.92	1	93.1	32.6
0.5	1	1.0	0.4	3.71	3.8	0.25	0.20	0.19	0.06	0.44	0.26	1.08	1.78	1.5	132.5	80.4
0.5	2	2.1	0.91	6.71	6.9	0.27	0.25	0.43	0.18	0.52	0.61	1.04	2.17	1.5	136.9	65.8
0.5	4	4.1	1.94	12.71	13.0	0.29	0.28	0.91	0.42	0.57	1.33	1.02	2.92	1.5	139.7	48.9
0.5	1	1.0	0.4	3.71	3.8	0.25	0.20	0.19	0.06	0.44	0.26	1.08	1.78	2	176.6	107.2
0.5	2	2.1	0.91	6.71	6.9	0.27	0.25	0.43	0.18	0.52	0.61	1.04	2.17	2	182.6	87.7
0.5	4	4.1	1.94	12.71	13.0	0.29	0.28	0.91	0.42	0.57	1.33	1.02	2.92	2	186.3	65.2
2	1	20.0	9.9	3.71	60.8	0.25	4.89	0.19	38.05	5.13	38.24	1.08	44.45	1	88.3	2.1
2	2	36.4	18.1	6.71	110.0	0.27	4.94	0.43	70.31	5.21	70.74	1.04	77.00	1	91.3	1.2
2	4	69.2	34.5	12.71	208.4	0.29	4.97	0.91	134.86	5.26	135.77	1.02	142.04	1	93.1	0.7
2	1	20.0	9.9	3.71	60.8	0.25	4.89	0.19	38.05	5.13	38.24	1.08	44.45	1.5	132.5	3.2
2	2	36.4	18.1	6.71	110.0	0.27	4.94	0.43	70.31	5.21	70.74	1.04	77.00	1.5	136.9	1.9
2	4	69.2	34.5	12.71	208.4	0.29	4.97	0.91	134.86	5.26	135.77	1.02	142.04	1.5	139.7	1.0
2	1	20.0	9.9	3.71	60.8	0.25	4.89	0.19	38.05	5.13	38.24	1.08	44.45	2	176.6	4.3
2	2	36.4	18.1	6.71	110.0	0.27	4.94	0.43	70.31	5.21	70.74	1.04	77.00	2	182.6	2.5
2	4	69.2	34.5	12.71	208.4	0.29	4.97	0.91	134.86	5.26	135.77	1.02	142.04	2	186.3	1.3

Parameters from 0.25u TSMC process

u 3.74E+10 1/(V\*sec)  
 Z\*lambda 0.25 u  
 hsw 0.61 none  
 hbot 0.32 none  
 'up 4.1

## Lossy Integrator

Note: Process parameters may be a little optimistic but relative performance should be as predicted.

File:lossy-integrator-speed-comp

K	W2	W1	SWn	SWp	BOTn	BOTp	SW comp Total	Bot comp Total	Load comp	Den	VEB1	Io,no dif GHz	Io GHz
<b>P-channel Load, Conventional Layout</b>													
1	0.75	0.73	1.24	1.25	0.96	0.96	2.49	1.94	2.03	6.45	1	40.8	12.8
2	1.50	1.46	0.92	0.94	0.96	0.96	1.86	1.94	2.03	5.83	1	40.8	14.2
4	3.00	2.93	0.77	0.78	0.96	0.96	1.55	1.94	2.03	5.52	1	40.8	15.0
1	0.75	0.73	1.24	1.25	0.96	0.96	2.49	1.94	2.03	6.45	1.5	61.1	19.2
2	1.50	1.46	0.92	0.94	0.96	0.96	1.86	1.94	2.03	5.83	1.5	61.1	21.2
4	3.00	2.93	0.77	0.78	0.96	0.96	1.55	1.94	2.03	5.52	1.5	61.1	22.4
1	0.75	0.73	1.24	1.25	0.96	0.96	2.49	1.94	2.03	6.45	2	61.5	25.6
2	1.50	1.46	0.92	0.94	0.96	0.96	1.86	1.94	2.03	5.83	2	61.5	28.3
4	3.00	2.93	0.77	0.78	0.96	0.96	1.55	1.94	2.03	5.52	2	61.5	29.9
<b>P-channel Load, Concentric Layout</b>													
1	3.80	3.71	0.25	0.254	0.194	0.206	0.50	0.40	2.18	3.08	1	37.8	26.7
2	6.87	6.71	0.27	0.28	0.429	0.454	0.55	0.88	2.11	3.55	1	39.1	23.3
4	13.02	12.71	0.29	0.296	0.907	0.955	0.58	1.86	2.07	4.52	1	39.8	18.3
1	3.80	3.71	0.25	0.254	0.194	0.206	0.50	0.40	2.18	3.08	1.5	56.7	40.1
2	6.87	6.71	0.27	0.28	0.429	0.454	0.55	0.88	2.11	3.55	1.5	58.6	34.9
4	13.02	12.71	0.29	0.296	0.907	0.955	0.58	1.86	2.07	4.52	1.5	59.8	27.4
1	3.80	3.71	0.25	0.254	0.194	0.206	0.50	0.40	2.18	3.08	2	75.6	53.5
2	6.87	6.71	0.27	0.28	0.429	0.454	0.55	0.88	2.11	3.55	2	78.1	46.5
4	13.02	12.71	0.29	0.296	0.907	0.955	0.58	1.86	2.07	4.52	2	79.7	36.5
<b>N-Channel Load, Simple Layout</b>													
1	0.75	3.00					0.76	0.72	1.25	2.73	1	66.0	30.2
2	1.50	6.00					0.69	0.72	1.25	2.66	1	66.0	31.1
4	3.00	12.00					0.65	0.72	1.25	2.62	1	66.0	31.5
1	0.75	3.00					0.76	0.72	1.25	2.73	1.5	99.0	45.3
2	1.50	6.00					0.69	0.72	1.25	2.66	1.5	99.0	46.6
4	3.00	12.00					0.65	0.72	1.25	2.62	1.5	99.0	47.3
1	0.75	3.00					0.76	0.72	1.25	2.73	2	132.0	60.4
2	1.50	6.00					0.69	0.72	1.25	2.66	2	132.0	62.1
4	3.00	12.00					0.65	0.72	1.25	2.62	2	132.0	63.0
<b>N-Channel Load, Concentric Layout</b>													
1	3.71	14.83					0.31	0.24	1.35	1.90	1	61.2	43.4
2	6.71	26.83					0.34	0.54	1.30	2.18	1	63.3	37.8
4	12.71	50.83					0.36	1.13	1.28	2.77	1	64.5	29.8
1	3.71	14.83					0.31	0.24	1.35	1.90	1.5	91.8	65.1
2	6.71	26.83					0.34	0.54	1.30	2.18	1.5	94.9	56.7
4	12.71	50.83					0.36	1.13	1.28	2.77	1.5	96.8	44.7
1	3.71	14.83					0.31	0.24	1.35	1.90	2	122.4	86.9
2	6.71	26.83					0.34	0.54	1.30	2.18	2	126.5	75.6
4	12.71	50.83					0.36	1.13	1.28	2.77	2	129.1	59.5

