EE 508 Lecture 41

What filter architectures are really being used today?


IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS

Tunable Class AB CMOS Gm-C Filter Based on Quasi-Floating Gate Techniques

Coro Garcia-Alberdi, Antonio J. Lopez-Martin, Senior Member, IEEE, Lucia Acosta, Ramon G. Carvajal, Senior Member, IEEE, and Jaime Ramirez-Angulo, Fellow, IEEE

Manuscript received November 06, 2011; revised March 29, 2012, May 25, 2012; accepted July 24, 2012. This work was supported in part by the Spanish










Fig. 3. Class AB CCII.




Fig. 5. Third-order Butterworth Gm-C channel filter.





Fig. 10. Measured frequency response of the filter.



5 mHz highpass filter with -80 dB total harmonic distortions

Haixi Li, Jinyong Zhang and Lei Wang

ELECTRONICS LETTERS 7th June 2012 Vol. 48 No. 12






Fig. 1 Architecture and configuration of proposed first-order highpass filter

- a Architecture
- b Configuration




Fig. 2 Frequency responses to three different -3 dB frequencies (fc) which are tuned by V_{B1}

A 0.5-V R-MOSFET-C Filter Design Using Subthreshold R-MOSFET Resistors and OTAs With Cross-Forward Common-Mode Cancellation Technique

Phanumas Khumsat, Member; IEEE, and Apisak Worapishet, Senior Member; IEEE





Fig. 1. Fully differential CFOTA with frequency compensation.



Mosfet-R integtator




Fig. 9. Fifth-order Chebyshev R-MOSFET-C filter prototype. Each circuit in the dashed boxes is similar to Fig. 6.

TABLE II				
FILTER DESIGN PARAMETERS				

Capacitor	Value	Capacitor	Value
C_1	11.31pF	C_5	22.62pF
C_2	16.31pF	Resistor	Value
<i>C</i> ₃	33.70pF	R	75kΩ
C_4	16.31pF		

TABLE III Components Parameters of Unit Sub-RMOS Resistor and Bias Circuits [see Fig. 6] for a Nominal Resistance Value of 150 k Ω

Transistors	Sizes	Resistors	Values
$M_{rla}, M_{rlb}, M_{r2a}, M_{r2b}$	100µm/1.8µm	R_{rl}, R_{r2}, R_{r3}	$75 \mathrm{k}\Omega$
M_{c1}, M_{c2}, M_{c3}	192µm/0.36µm	R_{c4}	10kΩ
M_{c4}	30µm/0.48µm	R_g	75kΩ
Mg	48µm/0.48µm		




Fig. 10. Experimental 0.5-V filter. (a) Block diagram. (b) Chip microphotograph.




Fig. 11. Differential-to-single-ended frequency responses at different frequency tuning voltages V_{rf} .

0.13-µm 0.3 V	0.18-µm 0.5 V
0.3 V	0.5.1/
	0.5 V
0.55 V	0.6 V
1.83	1.2
4 th -order	5 th -order
	Chebyshev
	Leapfrog,
	companding
11.2 MHz	100 kHz
TT.5 IVITIZ	TOO KHZ
_1.4dB	-2 dB
	-2 00
	_
	-
60 dB	89 dB
-3 dBV _{ms}	-76 dBArms
0 dBV _{rms}	-86 dBArms
-	-
5.8 mA	-
3.5 m.W	0.443 mW
-	-
-	-
-	-
$0.45^{\circ} mm^2$	2.128 ⁸ mm ²
0.0774 pJ**	0.0314 pJ
5.011 P	0.001.100
	Butterworth Cascaded biquadratic, active-C _m -RC 11.3 MHz -1.4dB 70.7 mV _{ms} (@ 1MHz) 110 µV _{ms} 60 dB -3 dBV _{ms}

TABLE IV PERFORMANCE SUMMARY AND COMPARISON WITH OTHER VERY LOW-VOLTAGE FILTERS

 *: Differential
 *: Measured at single-ended output with no input signal applied

 *: Integrated over 1 kHz to 1 MHz
 *: No automatic-frequency tuning
 *: Total chip area

A 0.47mW 6th-Order 20MHz Active Filter Using Highly Power-Efficient Opamp

Le Ye, Congyin Shi, Huailin Liao^{*}, and Ru Huang Institute of Microelectronics, Peking University

978-1-4244-9474-3/11/\$26.00 ©2011 IEEE 1640




Figure. 5 The architecture of the proposed ultra-low power 6th-order active low-pass filte

Opamps. The tunable frequency bands are realized by switching the capacitor bank.



Authors claim Op Amp is highly power efficient




Figure. 4 The schematic of the proposed highly power-efficient Opamp




Figure. 6 The chip microphotograph.




Figure. 7 The measured magnitude response of the filter with selected frequency tuning bands.

TABLE II. MEASURED PERFORMANCE SUMMARY

Technology	0.18 μm CMOS
Supply Voltage	$1.8V \pm 10\%$
Filter Order	6
-3dB Cutoff Frequency	$7.1 \; MHz \sim 20.3 \; MHz$
DC voltage gain	-0.8 dB
Noise (100 kHz to 20 MHz)	298 µVrms
Noise Density	66.2 nV/√Hz
IIP3 @ 3 MHz, 5 MHz	20.9 dBm
Power Consumption	260 μA (0.47 mW)
Normalized Power	3.86 pW/Hz/pole
Silicon area without Pads	0.21 mm^2

. .

. .

-

.

 TABLE I.
 Performance Comparison of the Published State-of-the-art Filters

Ref	[3] RFIC 2005	[4] JSSC 2007	[5] ISCAS 2009	[6] JSSC 2006	[7] ISSCC 2006	This work
Technology	90nm CMOS	0.13 μm CMOS	65 nm CMOS	0.13µm CMOS	0.18 μm CMOS	0.18 μm CMOS
VDD	1.4 V	1.5 V	1.3 V	1.2 V	1.8 V	1.8 V
Topology	Gm-C	Active-RC	Active-RC	Active-Gm-RC	Source-follow-based	Active-RC
Filter Order	6	5	5	4	4	6
BW	10/100 MHz	19.7 MHz	9 MHz	11 MHz	10 MHz	7.1 to 20.3MHz
Noise Density	19 nV/√Hz	30 nV/√Hz	6.5 pA/√Hz	10.9 nV/√Hz ⁽¹⁾	7.5 nV/√Hz	66.2 nV/√Hz
In-band OIP3 ⁽²⁾	15.5 dBm ⁽³⁾	17.3 dBm ⁽⁴⁾		21 dBm	13.5 dBm ⁽⁵⁾	20.1 dBm
Filter Area	0.55 mm^2	0.20 mm^2	0.46 mm^2	0.9 mm^2	0.26 mm^2	0.21 mm^2
Power	13.5 mW	11.3 mW	12.4 mW	14.2 mW	4.1 mW	0.47 mW
Normalized Power	22.5 pW/Hz/pole ⁽⁶⁾	115 pW/Hz/pole	276 pW/Hz/pole	323 pW/Hz/pole	103 pW/Hz/pole	3.86 pW/Hz/pole
FOM	440.6 ⁽⁷⁾	171.7		304.1	615.5	2779

(1) Calculated from the reported 36 uVrms integrated input-referred noise: (2) For fear comparison, take the voltage gain into account: (3) calculated from the

Wide-Loading-Range Fully Integrated LDR With a Power-Supply Ripple Injection Filter

Edward N. Y. Ho and Philip K. T. Mok, Senior Member, IEEE




Fig. 3. Small-signal model of the proposed design.



A 30-MHz–2.4-GHz CMOS Receiver With Integrated RF Filter and Dynamic-Range-Scalable Energy Detector for Cognitive Radio Systems

Masaki Kitsunezuka, Hiroshi Kodama, Naoki Oshima, Kazuaki Kunihiro, Tadashi Maeda, Member, IEEE, and Muneo Fukaishi, Member, IEEE






Fig. 4. (a) Circuit diagram of differential RF filter and (b) common-mode rejection/stabilization circuit.

To enable a wide tuning range (30 to 800 MHz) to be covered, 4-bit binary-weighted load-capacitor arrays are used to vary the filter characteristics. In addition, transconductance gain g_m is controlled by tuning the gate bias voltage of M1. Fig. 5 The transfer functions of the BPF and LPF are expressed as

$$H_{\rm BPF}(s) = \frac{V_{\rm BPF}}{V_{\rm in}} = \frac{s\frac{g_{m1}}{C_1}}{s^2 + s\frac{g_{m1}}{C_1} + \frac{g_{m2}g_{m3}}{C_1C_2}} \tag{1}$$

and

$$H_{\rm LPF}(s) = \frac{V_{\rm LPF}}{V_{\rm in}} = \frac{\frac{g_{m1}g_{m3}}{C_1C_2}}{s^2 + s\frac{g_{m1}}{C_1} + \frac{g_{m2}g_{m3}}{C_1C_2}},$$
(2)

respectively, where g_{mi} is the transconductance gain of transistor M_i . The cut-off (or center) frequency and quality factor are respectively written as

$$\omega_c = \sqrt{\frac{g_{m2}g_{m3}}{C_1 C_2}} \tag{3}$$

and

$$Q = \frac{\sqrt{g_{m2}g_{m3}}}{g_{m1}} \sqrt{\frac{C_1}{C_2}}.$$
 (4)





Fig. 5. Simulated frequency characteristics of RF filter.



A 4th-Order 84dB-DR CMOS-90nm Low-Pass Filter for WLAN Receivers

M. De Matteis¹, A. Pezzotta², A. Baschirotto²

¹Innovation Engineering Department. University of Salento. Italy. ²Department of Physics, University of Milano Bicocca. Italy marcello.dematteis@unisalento.it, a.pezzotta1@campus.unimib.it, andrea.baschirotto@unimib.it

978-1-4244-9474-3/11/\$26.00 ©2011 IEEE







Fig. 1 - WLAN 4th Order Filter Block/Circuital Scheme



The uncertainty on the passive components nominal value due to the fabrication process and temperature variations can reach the 45%, affecting the filter frequency response. Any process variation and temperature dependencies can be compensated by tuning either the R's or the C's values. The

in the Fig. 6. The array value is, then, set by the external using a proper digital code.






Fig. 6 – Capacitor Array





Parameter	Value
G[dB]	0
f _{@-3dB} [MHz]	11
avdd[V]	1.2
CMOS Technology	90nm
Power Consumption[mW]	14
Output Integrated Noise[µV _{rms}] - (100kHz÷20MHz)	48
IRN Spectral Density@2MHz [nV/\Hz]	5
THD[dBc]-v _{out} =1.05V _{zero-peak} @4MHz	40
DR@THD=40dBc - [dB]	84
IIP3 [dBm] - $v_{in}=v_{in1}+v_{in2} - v_{in1}@4MHz, v_{in2}@5MHz$	10

Tab. IV – Filter Performance Resume

A 23.4 mW 68 dB Dynamic Range Low Band CMOS Hybrid Tracking Filter for ATSC Digital TV Tuner Adopting RC and Gm-C Topology

Kuduck Kwon, Member, IEEE, and Kwyro Lee, Senior Member, IEEE




Fig. 3. Proposed third-order Chebyshev hybrid tracking low-pass filter.



A 23.4 mW 68 dB Dynamic Range Low Band CMOS Hybrid Tracking Filter for ATSC Digital TV Tuner Adopting RC and Gm-C Topology

Kuduck Kwon, Member, IEEE, and Kwyro Lee, Senior Member, IEEE




Fig. 1. Block diagram of RF front-end for ATSC terrestrial digital TV tuner.






Fig. 2. Third-order elliptic transconductor-C low-pass filter based on ladder filter structure.




Fig. 3. Proposed third-order Chebyshev hybrid tracking low-pass filter.

Components	\mathbf{R}_1	C1*	C ₂ *	C3*	G _{m1}	G _{m2}
Values	200 5		19	36	16	16
	[Ω] [pF]		[pF]	[pF]	[mS]	[mS]
Transistor	MT		ST		LT	
Sizes	108μm		22μm		186µm	
[W/L]	/0.18μm		/0.18μm		/0.35µm	

COMPONENTS VALUES AND TRANSISTOR SIZES

*C1, C2, and C3 in Table II are values for 100MHz of -1dB cut-off frequency.





Fig. 4. Transconductor.

ST transistors operating in weak inversion provide linearization of basic transconductance stage. Transistor biasing not shown but described in [11]






 TABLE IV

 COMPARISON WITH OTHER REPORTED FILTERS

	[1]	[18]	[19]*	[25]	[26]	[27]	[28]	This work
Technology	0.18µm	0.13µm	0.18µm	0.25µm	0.25µm	0.35µm	0.13µm	0.18µm
recimology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Cut-off freq.(f) [MHz]	50-300	50-300	50-300	80-200	30-120	200	200	50-200
OIP3 [dBm]	14	11	16.9	18.8	10.1	17	14	17.3
NF [dB]	17	20	14	-	-	-	32	15
Filter order (N)	4	4	3	7	8	7	2	3
Single (S) or	D	D	D	D	D	D	D	s
Differential (D)		D	D			D		5
Pdc [mW]	72	7.6	72	210	120	60	20.8	23.4
FOM	51	120	152	-	-	-	0.3	193
(FOM2**)	(2511)	(11926)	(3673)	(1264)	(327)	(1170)	(483)	(5901)
(FOM3***)	(51)	(120)	(152)	-	-	-	(0.3)	(96.5)

*[19] is our previous work of the tracking filter utilized for both ATSC terrestrial and Cable digital TV standards

**FOM2 is the equation excluding the (F-1) term in the FOM of equation (14) because [25]-[27] do not indicate the noise performance.





Fig. 7. Microphotograph of the hybrid tracking low-pass filter.

Design and Implementation of Low-Power ANSI S1.11 Filter Bank for Digital Hearing Aids

Yu-Ting Kuo, Tay-Jyi Lin, Member; IEEE, Yueh-Tai Li, and Chih-Wei Liu



ck diagram of the advanced hearing aid.





Fig. 14. Magnitude response of the proposed 18-band 1/3-octave filter bank.



This paper addresses the low-power filter bank design for advanced digital hearing aids. In the literature, the standard ANSI S1.11 1/3-octave filter bank is rarely adopted in hearing aids due to high computation complexity even though it has the advantage of well matching the human hearing characteristics. We develop an efficient multirate filter bank algorithm to implement an 18-band ANSI S1.11 1/3-octave FIR filter bank. The proposed architecture needs only 4% of multiplications and additions of a straightforward parallel FIR filter bank design. We also investigate and apply several lower-power


The test chip consumes only 87 μ W,

Most existing ANSI S1.11 filter banks are implemented by infinite-impulse response (IIR) filters [8], [9]. Indeed, the researches in psychoacoustics had shown that human ear is not sensitive to phase-distortion. The filter bank with IIR filters may be a good design with low computation complexity; however, FIR filters are still preferred and adopted in [3]–[7], not only for their linear phase but also for the stability and regular structure. The round-off error of FIR filters is easier to analyze and

Simple quadrature oscillator for BIST

J. Raman, P. Rombouts and L. Weyten

ELECTRONICS LETTERS 18th February 2010 Vol. 46 No. 4



Two integrator loop oscillators – different methods for controlling the loss

