EE 505

CMOS and BiCMOS Data Conversion Circuits

Lecture Instructor:

Randy Geiger 351 Durham Voice: 294-7745 e-mail: <u>rlgeiger@iastate.edu</u> WEB: <u>www.randygeiger.org</u>

Laboratory Instructor:

•

Jake Sloat Room 310 Durham Voice: 294-8343 e-mail: jacob.sloat@gmail.com

Analog VLSI Circuit Design

Lecture: TR 11:00 Rm 1304 Howe

Labs: to be arranged

Course WEB Site: http://class.ee.iastate.edu/ee505/

Course Description:

Theory, design and applications of data conversion circuits (A/D and D/A converters) including: architectures, characterization, quantization effects, conversion algorithms, spectral performance, element matching, design for yield, and practical comparators, implementation issues.

Key Reference Text:



CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters – 2nd Edition by Rudy van de Plassche, Kluwer, 2003

Other Reference Texts:





Data Converters by F. Maloberti, Springer, 2007

Principles of Data Conversion System Design by B. Razavi, IEEE Press, 1995

Other Reference Texts:





Data Conversion Handbook

by Analog Devices, 2005

The Art of Analog Layout by A. Hastings, Prentice Hall, 2001

Other Reference Texts:





Understanding Delta-Sigma Data Converters

by R. Schreier and G. Temes, Wiley, 2005

Delta-Sigma Data Converters – Theory, Design, and Simulation edited by S. Norsworthy, R. Schreier and G. Temes, Wiley, 1997

Reference Texts:



VLSI Design Techniques for Analog and Digital Circuits

by Geiger, Allen and Strader, McGraw Hill, 1990



CMOS Analog Circuit Design by Allen and Holberg, Oxford, 2002.

Reference Texts:

CMOS: Circuit Design, Layout, and Simulation – Second Edition by J. Baker, Wiley, 2007.



Fundamentals of Microelectronics by B. Razavi, McGraw Hill, 2008



Reference Texts:



Design of Analog CMOS Integrated Circuits by B. Razavi, McGraw Hill, 1999



Analysis and Design of Analog Integrated Circuits-Fourth Edition

Gray, Hurst, Lewis and Meyer, Wiley, 2001



Analog Integrated Circuit Design

by D. Johns and K. Martin, Wiley, 1997

Reference Materials:





ISSN 0199-6530

Grading: Points will be allocated for several different parts of the course. A letter grade will be assigned based upon the total points accumulated. The points allocated for different parts of the course are as listed below:

1 Exams	100 pts	
1 Final	100 pts.	
Homework	100 pts.	total
Lab and Lab Repo	orts	100 pts.total
Design Project		100 pts.

Note: In the event that one of the exams is not given, the weight of the remaining exam will be increased to somewhere between 100 pts and 200 pts.

Design Project:

The design project will be assigned by mid-term. Additional details about the design project will be given after relevant material is covered in class. The option will exist to have this project fabricated through the MOSIS program. The design should be ready for fabrication and post-layout simulations are to be included as a part of the project.

E-MAIL:

I encourage you to take advantage of the e-mail system on campus to communicate about any issues that arise in the course. I typically check my email several times a day. Please try to include "EE 505" in the subject field of any e-mail message that you send so that they stand out from what is often large volumes of routine e-mail messages.

Topical Coverage

- Data Converter Operation, Characterization and Specifications
 - Transfer Characteristics
 - Noise
 - Spectral characterization
- Component Matching and Yield
- Nyquist-Rate Data Converter Design
 - DACs
 - Architectures
 - Building Blocks
 - Analysis, Simulation, and Yield
 - ADCs
 - Architectures
 - Building Blocks
 - Analysis, Simulation, and Yield
- Over-Sampled Data Converters
 - Operation
 - Architectures
 - Building Blocks

Data Converters

Types:

A/D (Analog to Digital)

Converts Analog Input to a Digital Output D/A (Digital to Analog)

Converts a Digital Input to an Analog Output

A/D is the world's most widely used mixed-signal component

D/A is often included in a FB path of an A/D

A/D and D/A fields will remain hot indefinitely technology advances make data converter design more challenging embedded applications designs often very application dependent

D/A Converters

Basic structure:



Basic structure with differential outputs::



D/A Converters

Notation:



D/A Converters $\vec{x}_{IN} - \vec{n}$



 $\vec{X}_{IN} = \langle b_{n-1}, b_{n-1}, \dots, b_1, b_0 \rangle$

b₀ is the Least Significant Bit (LSB)

b_{n-1} is the Most Significant Bit (MSB)

Note: some authors use different index notation

An Ideal DAC is characterized at low frequencies by its static performance



Code C_k is used to represent the decimal equivalent of the binary number $\langle b_{n-1} ... b_0 \rangle$

D/A Converters $\vec{X}_{IN} = \langle b_{n-1}, b_{n-1}, \dots, b_1, b_0 \rangle$

An Ideal DAC transfer characteristic (3-bits)



Χ_{IN}

DAC

 $\mathfrak{X}_{\mathsf{OUT}}$

D/A Converters $\vec{X}_{IN} = \langle b_{n-1}, b_{n-1}, \dots, b_1, b_0 \rangle$

An Ideal DAC transfer characteristic (3-bits)



X_{IN}

DAC

 $\mathcal{X}_{\mathsf{OUT}}$

All points of this ideal DAC lie on a straight line



- Most D/A ideally have a linear relationship between binary input and analog output
- Output represents a discrete set of continuous variables
- Typically this number is an integral power of 2, i.e. 2ⁿ
- \vec{X}_{IN} is always dimensionless
- \mathcal{X}_{OUT} could have many different dimensions
- An ideal nonlinear characteristic is also possible (waveform generation and companding)

• Will assume a linear transfer characteristic is desired unless specifically stated to the contrary

D/A Converters

 ΛX_{OUT}





For this ideal DAC

$$X_{OUT} = X_{REF} \left(\frac{b_{n-1}}{2} + \frac{b_{n-2}}{4} + \frac{b_{n-3}}{8} + \dots + \frac{b_1}{2^{n-1}} + \frac{b_0}{2^n} \right)$$
$$X_{OUT} = X_{REF} \sum_{j=1}^{n} \frac{b_{n-j}}{2^j}$$

- Number of outputs gets very large for n large
- Spacing between outputs is $X_{\text{REF}}/2^n$ and gets very small for n large







- Ideal steps all equal and termed the LSB
- $\mathcal{X}_{\rm LSB}$ gets very small for small $\mathcal{X}_{\rm REF}$ and large n

e.g. If \mathcal{X}_{REF} =1V and n=16, then N=2¹⁶=65,536, \mathcal{X}_{LSB} =15.25µV

D/A Converters



An alternate ideal 3-bit DAC



Irrespective of which form is considered, the increment in the output for one Boolean bit change in the input is $\mathcal{X}_{\rm LSB}$ and the total range is 1LSB less than $\mathcal{X}_{\rm REF}$

Applications of DACs

- Waveform Generation
- Voltage Generation
- Analog Trim or Calibration
- Industrial Control Systems
- Feedback Element in ADCs
- •

Waveform Generation with DACs

Ramp (Saw-tooth) Generator



Waveform Generation with DACs

Sine Wave Generator



Distortion of the desired waveforms occurs due to both time and amplitude quantization

Often a filter precedes or follows the buffer amplifier to smooth the output waveform

Basic structure:



Basic structure with differential inputs/references:



Notation:





 $X_{OIIT} = < d_{n-1}, d_{n-2}, \dots d_{0} >$

d₀ is the Least Significant Bit (LSB)

d_{n-1} is the Most Significant Bit (MSB)

Notes:

Indexing notation reversed from what we used for DAC some authors use different index notation

An Ideal ADC is characterized at low frequencies by its static performance

An Ideal ADC transfer characteristic (3-bits)





An Ideal ADC transfer characteristic (3-bits)



 $\mathfrak{X}_{\mathsf{IN}}$

ADC

→ X_{OUT}

∮ X_{OUT}

 C_7

 C_6

 C_5

 C_4

 C_3

 C_2 C_1

 C_0





$$\mathcal{X}_{\text{IN}} = \mathcal{X}_{\text{REF}} \left(\frac{d_{n-1}}{2} + \frac{d_{n-2}}{4} + \frac{d_{n-3}}{8} + \dots + \frac{d_1}{2^{n-1}} + \frac{d_0}{2^n} \right) + \varepsilon$$

 $\mathfrak{X}_{\mathsf{IN}}$

 $\mathscr{X}_{\mathsf{REF}}$

where ε is small (typically less than 1LSB)

$$\mathcal{X}_{IN} = \mathcal{X}_{REF} \sum_{j=1}^{n} \frac{d_{n-j}}{2^j} + \varepsilon$$

- Number of bins gets very large for n large
- Spacing between break points is $\mathcal{X}_{\text{REF}}/2^{\text{n}}$ and gets very small for n large

 ϵ is the **<u>quantization error</u>** and is inherent in any ADC