## Lecture 5: Review of MIPS 5-stage Pipeline

Slides adapted and revised from UC Berkeley CS252, Fall 2006

Reading: Textbook (5<sup>th</sup> edition) Appendix C Appendix A in 4<sup>th</sup> edition

### **Example: MIPS Assembly Code**

```
; C code:
;; c = (a <= b) ? (a - b) : (b - a);
; a -- MEM(4), b -- MEM(8), c -- MEM(12);
; R8 -- a, R9 -- b, R10 -- tmp, R11
-- c

lw $8,4($0) ; load a to reg 8 lw $9,8($0) ; load b to reg 9 slt $10,$9,$8 ; set reg 10 if b < a beq $10,$0,+2; no, skip next two sub $11,$9,$8; c=b-a beq $0,$0,+1 ; skip next sub $11,$8,$9; c=a-b sw $9,12($0) ; store c
```

### **Outline**

- · MIPS An ISA for Pipelining
- 5 stage pipelining
- Structural and Data Hazards
- Forwarding
- Branch Schemes
- Exceptions and Interrupts
- Conclusion

### 


### A "Typical" RISC ISA


- · 32-bit fixed format instruction (3 formats)
- 32 32-bit GPR (R0 contains zero, DP take pair)
- · 3-address, reg-reg arithmetic instruction
- Single address mode for load/store: base + displacement
  - no indirect addressing
- · Simple branch conditions
- · Delayed branch

see: SPARC, MIPS, HP PA-Risc, DEC Alpha, IBM PowerPC, CDC 6600, CDC 7600, Cray-1, Cray-2, Cray-3

### **Example: MIPS Binary Code**

1







### Approaching an ISA


- · Instruction Set Architecture
  - Defines set of operations, instruction format, hardware supported data types, named storage, addressing modes, sequencing
- Meaning of each instruction is described by RTL on architected registers and memory
- · Given technology constraints assemble adequate datapath
  - Architected storage mapped to actual storage
  - Function units to do all the required operations
     Possible additional storage (eg. MAR, MBR, ...)


  - Interconnect to move information among regs and FUs
- · Map each instruction to sequence of RTLs
- Collate sequences into symbolic controller state transition diagram (STD)
- · Lower symbolic STD to control points
- · Implement controller







Stage	Any instruction					
IF						
ID	ID/EX.A ← Regs[IF/ID.IR[rs]]; ID/EX.B ← Regs[IF/ID.IR[rt]]; ID/EX.NRC ← IF/ID.NRC; ID/EX.IR ← IF/ID.IR; ID/EX.Imm ← sign-extend([F/ID.IR[immediate field]);					
	ALU instruction	Load or store instruction	Branch instruction			
EX	EX/MEM.IR ← ID/EX.IR; EX/MEM.ALUOUtput ← ID/EX.A func ID/EX.B; or EX/MEM.ALUOUtput ← ID/EX.A op ID/EX.Ism;	EX/MEM.IR to 1D/EX.IR EX/MEM.ALUOutput ← 1D/EX.A + 1D/EX.Imm;	EX/MEM.ALUOutput ← ID/EX.NPC + (ID/EX.1mm << 2);			
	,,	EX/MEM.B ← ID/EX.B;	<pre>EX/MEM.cond ← (ID/EX.A == 0);</pre>			
МЕМ	MEM/WB.IR ← EX/MEM.IR; MEM/WB.ALUOutput ← EX/MEM.ALUOutput;	<pre>MEM/WB.IR ← EX/MEM.IR; MEM/WB.LND ← Mem[EX/MEM.ALUOutput];</pre>				
		or Mem[EX/MEM.ALUOutput] .← EX/MEM.B;				
WB	Regs[MEM/WB.IR[rd]] ← MEM/WB.ALUOutput; or Regs[MEM/WB.IR[rt]] ← MEM/WB.ALUOutput;	For load only: Regs[MEM/WB.IR[rt]] ←- MEM/WB.LMD;				









### Pipelining is not quite that easy!

- Limits to pipelining: Hazards prevent next instruction from executing during its designated clock cycle
  - Structural hazards: HW cannot support this combination of instructions (single person to fold and put clothes away)
  - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline
  - Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and lumps).

# Speed Up Equation for Pipelining $CPI_{pipelined} = Ideal \ CPI + Average \ Stall \ cycles \ per \ Inst$ $Speedup = \frac{Ideal \ CPI \times Pipeline \ depth}{Ideal \ CPI + Pipeline \ stall \ CPI} \times \frac{Cycle \ Time_{unpipelined}}{Cycle \ Time_{pipelined}}$ $For \ simple \ RISC \ pipeline, \ CPI = 1:$ $Speedup = \frac{Pipeline \ depth}{1 + Pipeline \ stall \ CPI} \times \frac{Cycle \ Time_{unpipelined}}{Cycle \ Time_{pipelined}}$

3

### **Example: Dual-port vs. Single-port**

- · Machine A: Dual ported memory ("Harvard Architecture")
- Machine B: Single ported memory, but its pipelined implementation has a 1.05 times faster clock period
- Ideal CPI = 1 for both
- · Loads are 40% of instructions executed

```
SpeedUp<sub>A</sub> = Pipeline Depth/(1 + 0) x (clock<sub>unpipe</sub>/clock<sub>pipe</sub>)
= Pipeline Depth

SpeedUp<sub>B</sub> = Pipeline Depth/(1 + 0.4 x 1) x (clock<sub>unpipe</sub>/(clock<sub>unpipe</sub>/ 1.05)
= (Pipeline Depth/1.4) x 1.05
= 0.75 x Pipeline Depth

SpeedUp<sub>A</sub> / SpeedUp<sub>B</sub> = Pipeline Depth/(0.75 x Pipeline Depth) = 1.33
```

· Machine A is 1.33 times faster

### **Three Generic Data Hazards**

 Write After Read (WAR) Instr, writes operand <u>before</u> Instr, reads it

```
I: sub r4,r1,r3
J: add r1,r2,r3
K: mul r6,r1,r7
```

- Called an "anti-dependence" by compiler writers.
   This results from reuse of the name "r1".
- Can't happen in MIPS 5 stage pipeline because:
  - All instructions take 5 stages, and
  - Reads are always in stage 2, and
  - Writes are always in stage 5

### 

### **Three Generic Data Hazards**

Write After Write (WAW)
 Instr<sub>J</sub> writes operand <u>before</u> Instr<sub>J</sub> writes it.

```
I: sub r1,r4,r3
J: add r1,r2,r3
K: mul r6,r1,r7
```


- Called an "output dependence" by compiler writers This also results from the reuse of name "r1".
- · Can't happen in MIPS 5 stage pipeline because:
  - All instructions take 5 stages, and
  - Writes are always in stage 5
- · Will see WAR and WAW in more complicated pipes


### **Three Generic Data Hazards**


 Read After Write (RAW) Instr <sub>J</sub> tries to read operand before Instr <sub>I</sub> writes it


```
I: add r1,r2,r3
J: sub r4,r1,r3
```


 Caused by a "Dependence" (in compiler nomenclature). This hazard results from an actual need for communication.

















5

### **Branch Stall Impact**

- If CPI = 1, 30% branch, Stall 3 cycles => new CPI = 1.9!
- · Two part solution:
  - Determine branch taken or not sooner. AND
  - Compute taken branch address earlier
- MIPS branch tests if register = 0 or ≠ 0
- · MIPS Solution:
  - Move Zero test to ID/RF stage
  - Adder to calculate new PC in ID/RF stage
  - 1 clock cycle penalty for branch versus 3


### **Four Branch Hazard Alternatives**


### #4: Delayed Branch

- Define branch to take place AFTER a following instruction



- 1 slot delay allows proper decision and branch target address in 5 stage pipeline
- MIPS uses this





- · A is the best choice, fills delay slot & reduces instruction count (IC)
- In B, the sub instruction may need to be copied, increasing IC
- In B and C, must be okay to execute sub when branch fails

### **Four Branch Hazard Alternatives**

#1: Stall until branch direction is clear

### #2: Predict Branch Not Taken

- Execute successor instructions in sequence
- "Squash" instructions in pipeline if branch actually taken
- Advantage of late pipeline state update
- 47% MIPS branches not taken on average
- PC+4 already calculated, so use it to get next instruction

### #3: Predict Branch Taken

- 53% MIPS branches taken on average
- But haven't calculated branch target address in MIPS
  - » MIPS still incurs 1 cycle branch penalty
  - » Other machines: branch target known before outcome

### **Delayed Branch**

- · Compiler effectiveness for single branch delay slot:
  - Fills about 60% of branch delay slots
  - About 80% of instructions executed in branch delay slots useful in computation
  - About 50% (60% x 80%) of slots usefully filled
- Delayed Branch downside: As processor go to deeper pipelines and multiple issue, the branch delay grows and need more than one delay slot
  - Delayed branching has lost popularity compared to more expensive but more flexible dynamic approaches
  - Growth in available transistors has made dynamic approaches relatively cheaper

6

### **Evaluating Branch Alternatives**

 $Pipeline \ speedup \ = \frac{Pipeline \ depth}{1 + Branch \ frequency \times Branch \ penalty}$ 

Assume 4% unconditional branch, 6% conditional branchuntaken, 10% conditional branch-taken

Scheduling scheme	Branch penalty	CPI	Speedup vs unpipelined	
Stall pipeline	3	1.60	3.1	1.0
Predict taken	1	1.20	4.2	1.33
Predict not taken	1	1.14	4.41	1.40
Delayed branch	0.5	1.10	4.5	1.45
Predict not tak	en 1	4.4	1.40	
Delayed branc	h 0.5	1.10	4.5	1.45

### And In Conclusion: Control and Pipelining

- · Just overlap tasks; easy if tasks are independent
- Speed Up ≤ Pipeline Depth; if ideal CPI is 1, then:

$$Speedup = \frac{Pipeline \ depth}{1 + Pipeline \ stall \ CPI} \times \frac{Cycle \ Time_{unpipelined}}{Cycle \ Time_{pipelined}}$$

- · Hazards limit performance on computers:
  - Structural: need more HW resources
  - Data (RAW,WAR,WAW): need forwarding, compiler scheduling
  - Control: delayed branch, prediction
- · Exceptions, Interrupts add complexity
- · Next time: Read Appendix C, record bugs online!


### **Problems with Pipelining**

- Exception: An unusual event happens to an instruction during its execution
- Examples: divide by zero, undefined opcode
- Interrupt: Hardware signal to switch the processor to a new instruction stream
  - Example: a sound card interrupts when it needs more audio output samples (an audio "click" happens if it is left waiting)
- Problem: It must appear that the exception or interrupt must appear between 2 instructions (I<sub>i</sub> and I...)
  - The effect of all instructions up to and including I<sub>i</sub> is complete
  - $-\,$  No effect of any instruction after  $\mathbf{I_i}$  can take place
- The interrupt (exception) handler either aborts program or restarts at instruction I<sub>i+1</sub>

### **Pipelines and Cache**


For in-order pipelines: Cache miss?

- 1. Stall the pipeline
- 2. Move data from memory to cache
- 3. Un-stall the pipeline



## Precise Exceptions in Static Pipelines Commit Point Inst. | Decode | F | Data | Mem | Data | Data

Key observation: architected state only change in memory and register write stages.



7