A 2.5GBIT/S CMOS PLL FOR DATA/CLOCK RECOVERY WITHOUT FREQUENCY DIVIDER^{*}

Yonghui Tang, Randall L. Geiger

Dep. of Electrical and Computer Engineering Iowa State University, Ames, IA 50011, U.S.A

ABSTRACT

A Phase Locked Loop (PLL) design based on a new phase detector (PD) is presented. It can be used as a part of data/clock recovery (DCR) systems targeting the applications of 2Gbit/s-3Gbit/s range ethernet and optic fiber transceivers in current semiconductor processes. A key component in the circuit is a new non-sequential PD that provides for very high speed operation. Using TSMC 0.25u CMOS process device models and the HSPICE simulator, results show that the PLL can operate at 2.5GHz over process corners and a 0°C to 100°C temperature range. Total power dissipation is 40mW with a single 2.5V power supply.

I. INTRODUCTION

With the growing demands for faster data rates of LANs and SONET (SDH), gigabit ethernet and high-speed optic fiber networks are becoming more popular because of their high throughputs. Paralleling this demand is a booming market for high data rate transceivers.

For single-channel data rates in the gigahertz range, transceivers are often implemented in expensive GaAs, SiGe [1], bipolar [2] or BiCMOS processes. With the shrinking of gate length, less costly deep sub-micron CMOS technology can achieve faster operation which makes the CMOS implementation of transceivers particularly attractive. There remain several substantial challenges that must be overcome to take full advantage of the high speed capability of the sub-micron technology in the production of very high speed transceivers. One of the major bottlenecks is in the speed limitations of existing PD architectures which invariable are limited in speed by the flip flops inherent in these structures.

In an attempt to circumvent this problem, most existing high speed PLL designs use a frequency divider between the VCO and the PD to reduce the speed requirements of the PD. Frequency dividers inherently introduce more jitter and slow down the lock acquisition. An alternative is to find a better PD structure so that it can not only increase the speed of the PD, but also eliminate the frequency divider and simplify the overall PLL structure.

In this paper, a non-sequential 2.5GHz CMOS PLL is described. The architecture and the loop design of the proposed PLL are described in Section II. Implementation details of each building block are provided in Section III. Simulation results are given in Section IV.

II. ARCHITECTURE AND THE LOOP DESIGN OF THE PLL

The architecture of the proposed PLL is shown in Fig. 1. It is a typical charge pump PLL structure. A second-order passive loop filter is used for the loop filter. The VCO has four delay stages. Instead of using the recovered clock "Clock", another signal from the VCO is extracted and fed into the PD (CLK_in).



Figure 1. Functional diagram of the proposed PLL

Choosing different parameters for the design will greatly affect the loop performance of the PLL, especially the locking characteristics, stability and jitter. Assume the charge pump bias current is I_p , the transfer function of the loop filter is F(s), and the gain of the VCO is K_{VCO} . The input and the output of the PLL are represented as θ_{in} and θ_{out} . A standard small signal analysis [4] shows that the small-signal transfer function of the PLL, $\theta_{out} / \theta_{in}$ is given by:

$$\frac{\theta_{out}}{\theta_{in}} = \frac{K_{VCO}I_{p}F(s)}{2\pi S + K_{VCO}I_{p}F(s)}$$

which shows the standard low pass characteristics. The loop will reject high-frequency phase noise from the input and reject lowfrequency phase noise from the VCO. Since the VCO is a major contributor to the jitter in the recovered data, to minimize the impact of the VCO phase noise, we need to make the bandwidth of the PLL large. This will not only suppress the phase noise of the VCO, but also increase the tracking speed of the PLL.

The gain of the VCO, K_{VCO} is fixed by the design of VCO. In the design that is discussed later in this paper, we set bias current of charge pump at I_p =50uA, Loop filter component values of

^{*} This work was supported, in part, by National Semiconductor Inc. and the R. J. Carver trust.

C1=40p, C2=10p and R1=10K were selected. With these component values, the loop bandwidth is about 6MHz and the phase margin of the loop is around 65 degrees.

III. BUILDING BLOCKS

A. Non-Sequential Phase Detector

The bottleneck for high speed DCR system is the phase detector (or Phase Frequency Detector) because it must have the capability of handling random NRZ data and recover the clock signal which is associated with the data stream. Since the spectrum of NRZ data has no energy at its data rate, this makes the task of data recovery more difficult and places more severe restrictions on the performance of the phase detector. Often, it requires a nonlinear operation at the front end of the phase detector circuit to generate some energy at its data rate frequency.

Several types of phase detectors that are applicable to random data applications have been reported [5] [8]. Probably the most widely used is Hogge's phase detector [5]. The Hogge phase detector can be used at speeds up to 1.6GHz in the referenced process, but its performance deteriorates rapidly at modestly higher frequencies. This performance limitation is due mainly to the inability of the flip-flop used in the circuits to settle fast enough.

The PD we proposed here is specifically designed to operate at higher data rates than are achievable with the Hogge circuits. This should enable the data rate of corresponding data recovery circuits to be increased. The proposed circuits are simple and easy to implement. The structure of this new PD is partly determined by the number of delay stages in the VCO.

Because there is a fixed phase relationship between each output stage signal in a VCO, we can take advantage of this property and introduce them into the PD in order to help find the phase difference.

One or two signals can be introduced from the VCO depending on the number of delay stages in the VCO. If there are even numbers of delay stages in the VCO, only one signal is needed. If there are odd numbers of delay stages in the VCO, two signals are needed.

Since we used 4 delay stages in VCO, we need only one signal from the VCO which is "**CLK_in**" shown in the structure of the PD in Fig. 2.





This signal "CLK_in", is the leading signal of the recovered clock (CLK) signal.

We use two delay cells and two XOR gates to detect the edges of the input random data. The Up and Down signals that are required to drive the charge pump are generated from signals CLK_in, E and F.

Fig.3 shows a timing diagram for the situation when the PLL is in lock. The input data is random in this figure.

Signal **CLK_in** is obtained directly from VCO. It has fixed phase shift to the regenerated clock, i.e. the rising edges of the **CLK** are at the middle of signal **CLK_in**.



Figure 3. Operation of the proposed PD

Signals E and F are generated from the signals **Data**, **Data_delay1** and **Data_delay2**. The falling edges of F and the rising edges of E are aligned at the dotted line, which, when the PLL is in lock, is right at the middle of the signal **CLK_in**.

When the PLL is in lock, **Up** and **Down** signals are generated by using **E** and **F** to cut the signal **CLK_in** in half. Therefore, **Up** and **Down** signal have the same duty cycles and hence the loop filter which filters the difference in the duty cycles of the **Up** and **Down** signals will not be driven up or down when the PLL is in lock.

From the preceding description, we note that when the PLL is in lock, the **CLK** is not locked to **Data**, but to **Data_delay1** instead. However, this should not affect the operation of the PLL because, instead of **Data**, **Data_delay1** can be used with **CLK** to recover the incoming data.

Whenever there is phase shift, either data is leading or lagging the clock, we can easily find that the pulse width of either the **Up** or **Down** signal will change according to the amount of phase shift.

In this phase detector, the **Up** and **Down** signals are only generated whenever there are transitions on the incoming data stream. This property guarantees its ability to handle random NRZ data.

The delay stages in the PD are simply implemented by a series connection of inverters. Because the correct operation of the PD allows a large range of delay time, we don't need to worry about the delay time variation due to process and temperature variations. The XOR gates and the AND gates are implemented in Complementary Pass-transistor Logic (CPL) based on the consideration of speed.

The simulated transfer characteristics of the PD under three situations are shown in Fig. 4.

More details about the PD are in reference [6].



Figure 4. Simulation results of the PD

B. Current-Switching Charge Pump and Loop Filter

In order to achieve high resolution, we chose a current-switching charge pump. The simplified structure of the charge pump, together with the loop filter, is shown in Fig. 5.



Figure 5. Structure of the charge pump and the loop filter

The **Up** and **Down** inputs are driven by the complementary output of the phase detector.

Several considerations of the charge pump design deserve mention:

- To maximize the speed of the charge pump, the bias currents should be always ON.
- Properly chose the transistor sizes to minimize the spikes in the transient of the charge pump, which are due to the charge injection effects.
- Relatively large transistors are used to minimize the effects of mismatch.

 Properly set the bias voltages so that the switching transistors would operate at active region instead of triode region when they are "ON"

A simple passive second-order loop filter was used. Together with the other blocks of the PLL, they formed a third-order loop. It reduces the ripple which is inherently present in second-order loops at the control voltage node. The values of C1, C2 and R1 are carefully chosen in order to maintain an adequate phase margin in the third-order loop and minimize the control voltage ripple.

C. Voltage Controlled Oscillator and Control Voltage Generator

The VCO is a ring oscillator based structure. One of the delay stages in VCO and the control voltage generator are shown in Fig. 6. They are based on the topology in [3]. The delay stage contains a differential pair with symmetric resistive loads.

The control voltage generator is shown in Fig. 6(b), It produces the bias voltage **Vcn** and **Vcp** from **Vcontrol**. Its main function is to continuously adjust the bias currents for delay stages providing a tuning range wide enough to compensate for the temperature and process variations.



Using the HSPICE simulator and TSMC 0.25u CMOS process device models, the tuning range of the VCO is from 1GHz to 2.7GHz over the variations of process and temperature.

IV. SIMULATION RESULTS

Using HSPICE simulator and TSMC 0.25u CMOS process device models, the PLL successfully locks to typical pseudo-random input data with a data rate of 2.5Gbit/s under normal and extreme cases.

All the schematic parasitics were included in the simulation and additional 10f capacitors were added at each connection nodes to model the interconnection parasitics. 2.5Gbit/s input data was distorted by passing it through a cascaded string of inverters before going into the PLL. Initial conditions were set to the control voltage.

Fig.7 shows the locking characteristics of the control voltages under 3 situations. The simulations show the locks were successful acquired.

Fig.8 shows the locking transient with the worst ripple amplitude, which is the case of slow corner model at 100°C. We can see the ripple amplitude is still very small (<=1mV). Though this simulation didn't consider any noise sources such as those associated with the power supply, ground or any associated digital circuits, it still demonstrated the low noise level from the system design view. In the real world, such noises would be minimized by using techniques such as fully-differential circuits.



Figure 7. Simulation results of the PLL



Figure 8. Worst case of ripple amplitude

Additional simulation results showed the locking range of the PLL is 1.5G-2.7G. The lower bound was obtained at fast model corner at 0°C and the upper bound occurred at the slow model corner at 100°C. The power dissipation is about 40mW (nominal) under 2.5V power supply which was quite low.

V. SUMMARY

A 2.5Gbits/s CMOS PLL for data and clock recovery is described. It is targeting the applications of high speed transceivers which can achieve 2.5Gbit/s data rate in a single channel in strand CMOS processes. A new non-sequential PD structure that is capable of operating at very high speeds was introduced. Simulation results indicate it can operate at the 2.5Gbit/s data rate in TSMC 0.25u CMOS processes, thus enabling the overall PLL to operate at higher frequencies than is practical with sequential phase detectors.

REFERENCE

- Greshishchev, Y.M.; Schvan, P., "SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application", *IEEE J. of Solid-State Circuits*, Vol. 35 Issue: 9, 1353–1359, Sept. 2000
- [2]. Kishine, K.; Takiguchi, K.; Ichino, H., "2.5 Gbit/s clock and data recovery circuit IC using novel duplicated PLL technique", *Electronics Letters*, Vol. 35 Issue: 5, 360-361, March 1999
- [3]. John G Maneatis, "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", *IEEE J. of Solid-State Circuits*, vol. 31, Nov. 1996
- [4]. Floyd M. Gardner, "Charge-Pump Phase-Lock Loops," IEEE Trans. Comm., vol. COM-28 pp.1849-1858, Nov. 1980.
- [5]. Charles R. Hogge, "A self Correcting Clock Recovery Circuit," IEEE Journal of Lightwave Technology, vol. LT-3 1312-1314, Dec. 1985.
- [6]. Yonghui Tang, Randall Geiger, "A Non-sequential Phase Detector for PLL-based High-Speed Data/Clock Recovery", *Proceedings of MWSCAS* '2000, to be published.
- [7]. Chen, H.; Lee, E.; Geiger, R., "A 2 GHz VCO with process and temperature compensation", *Proceedings of the IEEE International Symposium on Circuits and Systems*. Vol. 2, 569-572, 1999
- [8]. J.D.H. Alexander, "Clock Recovery From Random Binary Signals," *Electronic Letters*, vol. 11, pp.541-542, October, 1975.