Lecture 11 Memory Data Flow Techniques

CprE 581 Computer Systems Architecture

Readings

Readings

Textbook pages 164-165

Reference "Modern Processor Design" Sec. 5.3, (3)

The Alpha 21264 Processor, IEEE Micro, No. 2, 1999

2

Load/Store Execution Steps

Load: LW R2, O(R1)

- Generate virtual address; may wait on base register
- Translate virtual address into physical address
- 3. Read data cache
- Store: SW R2, O(R1)
- Generate virtual address; may wait on base register and data register
- 2. Translate virtual address into physical address
- 3. Write data cache

3

Memory Data Flow Unlike in register indices, memory addresses are not known until the end of execution DIV.D F10, F12, F14 SW F10, 100(R8) LW F16, 200(R10) Dependent or not?

ADD F16, F16, F18

When should LW be executed?





Memory contents must be the same as in sequential execution

Hardware must handle data and name dependences correctly

Key differences with register dependences

1. Dependences are not known until memory addresses are calculated

6

8

 Both data and name dependences are generally rare cases within a small instruction window

Memory Store: Correctness and Performance Considerations

Memory stores should proceed to memory in program order

- Only non-speculative store instructions may write to memory
- WAR and WAW dependences are not concerns

Memory Store: Correctness and Performance Considerations

Writes should be buffered to avoid memory bottleneck

- Cache memory has limited access ports
- Non-memory instructions won't wait for memory stores
- Memory dependences are ,in general, rare
- Memory loads are performance critical they should have higher priority in memory access

2

Correctness and Performance Regarding Memory Loads

Memory loads are performance-critical

- 1. Reads may proceed to memory out-of-order
- 2. A read may bypass earlier writes if their addresses are different
- 3. A read may receive data forwarded from buffered writes if their address are identical

On the other hand, a speculative load with wrong data can be tolerated in Tomasulo scheduling.



























Summary of Superscalar Execution Instruction flow techniques Branch prediction, branch target prediction, and instruction prefetch Register data flow techniques Register renaming, instruction scheduling, in-order commit, mis-prediction recovery Memory data flow techniques Load/store units, memory consistency Source: Shen & Lipasti